Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp608500pxb; Wed, 27 Jan 2021 16:37:17 -0800 (PST) X-Google-Smtp-Source: ABdhPJy8ahVpsTb86bPn2dXxgi1RDZiMf794thtmhp5RnPIZ5RiBy8lcm+atCBBb4D30+LXyTbmF X-Received: by 2002:a17:906:6887:: with SMTP id n7mr8530035ejr.362.1611794237213; Wed, 27 Jan 2021 16:37:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611794237; cv=none; d=google.com; s=arc-20160816; b=YPGQCrAJ7aoRjsdnr3hRR1wZiZ/Mi/imrdGgXUKhoScTRpRz+iT6ONm+AT4hVg5G8u FnIvW1kRaMzyZ/gsIA+lRuWa0n/EwWcXWUdi62MVBKfwphwTo4jnc3x5MQi894APs5P6 rhTnJgUuXIAOcALUpXrDbmBFJYgYmKCi93k0gvVx6xMeRUbsw1clL/Dg1DP0b2hbVoSf QWian1OE4/bXGpSkOS2Q5DKovAyqCew+JqaPMYfGaXXWAkq3sYQDoUUmYCsVyT85nTYK K5Utbnvwskmlh7TZKX3a0fgb2v8hxaCsiJvfTq7p8vBBbGSk1AQ/J8bsB3qqK+XuVtOY kYTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:ironport-sdr; bh=eORL7PcwwCUc7RJQ0RwatA2f+L5u9CsncDxWRkQ29r4=; b=DgkSjH9VmttgWdjc1lyPf+Jzu3HFjzvqwTmMozwmrmcsRP2aN8uuNjBozoPwmmCgd5 4tCVIAOlahCOLRASl3EAHF7/27oMjKaHcf7tVtQ6U//78inC73IZLgGqb4sYKQu3yMV1 eSHn80BZmUtjqU8vNTyuWAHdsDQNlz8/ZkxmYLDLsAOJTiraa8C9tPOczTxwoLjhPV9c RSHigqVcX+PVOI6BVwJcz6WRm6/Ctsb3AkuxM+n/4T/GdeYJY1KMa+oRX/AxtnjDuLKj xuAfnSQ0xfSuSaQnQfGFSIyysTUmjjTV9e91UMlzlimgEqhTrIRvg59SypyiszBFmCHO jwRA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gw23si1500553ejb.145.2021.01.27.16.36.53; Wed, 27 Jan 2021 16:37:17 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235197AbhA0Vbn (ORCPT + 99 others); Wed, 27 Jan 2021 16:31:43 -0500 Received: from mga04.intel.com ([192.55.52.120]:48882 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234284AbhA0V21 (ORCPT ); Wed, 27 Jan 2021 16:28:27 -0500 IronPort-SDR: 7Nhe4X7wSWA1mSRo7Ip6J8RZJlFA+Yu3HlJ5GzbJGlygBVgFZw2LuTDy9PNdUXogOCSw0baMNL G+jz/N7mEutw== X-IronPort-AV: E=McAfee;i="6000,8403,9877"; a="177573139" X-IronPort-AV: E=Sophos;i="5.79,380,1602572400"; d="scan'208";a="177573139" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jan 2021 13:25:56 -0800 IronPort-SDR: hpIAA+nvCUgEhjp94WZSKAY99vAnyIhqtGWrCdV9ftswFgx1g3C0Fqgug/KEubl4qW8fv6Hww4 Gl+YHZh1q4EA== X-IronPort-AV: E=Sophos;i="5.79,380,1602572400"; d="scan'208";a="353948229" Received: from yyu32-desk.sc.intel.com ([143.183.136.146]) by orsmga003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Jan 2021 13:25:55 -0800 From: Yu-cheng Yu To: x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin , Weijiang Yang , Pengfei Xu Cc: Yu-cheng Yu Subject: [PATCH v18 13/25] x86/mm: Shadow Stack page fault error checking Date: Wed, 27 Jan 2021 13:25:12 -0800 Message-Id: <20210127212524.10188-14-yu-cheng.yu@intel.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20210127212524.10188-1-yu-cheng.yu@intel.com> References: <20210127212524.10188-1-yu-cheng.yu@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Shadow stack accesses are those that are performed by the CPU where it expects to encounter a shadow stack mapping. These accesses are performed implicitly by CALL/RET at the site of the shadow stack pointer. These accesses are made explicitly by shadow stack management instructions like WRUSSQ. Shadow stacks accesses to shadow-stack mapping can see faults in normal, valid operation just like regular accesses to regular mappings. Shadow stacks need some of the same features like delayed allocation, swap and copy-on-write. Shadow stack accesses can also result in errors, such as when a shadow stack overflows, or if a shadow stack access occurs to a non-shadow-stack mapping. In handling a shadow stack page fault, verify it occurs within a shadow stack mapping. It is always an error otherwise. For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect copy-on-write. Because clearing _PAGE_DIRTY (vs. _PAGE_RW) is used to trigger the fault, shadow stack read fault and shadow stack write fault are not differentiated and both are handled as a write access. Signed-off-by: Yu-cheng Yu Reviewed-by: Kees Cook --- arch/x86/include/asm/trap_pf.h | 2 ++ arch/x86/mm/fault.c | 19 +++++++++++++++++++ 2 files changed, 21 insertions(+) diff --git a/arch/x86/include/asm/trap_pf.h b/arch/x86/include/asm/trap_pf.h index 10b1de500ab1..afa524325e55 100644 --- a/arch/x86/include/asm/trap_pf.h +++ b/arch/x86/include/asm/trap_pf.h @@ -11,6 +11,7 @@ * bit 3 == 1: use of reserved bit detected * bit 4 == 1: fault was an instruction fetch * bit 5 == 1: protection keys block access + * bit 6 == 1: shadow stack access fault * bit 15 == 1: SGX MMU page-fault */ enum x86_pf_error_code { @@ -20,6 +21,7 @@ enum x86_pf_error_code { X86_PF_RSVD = 1 << 3, X86_PF_INSTR = 1 << 4, X86_PF_PK = 1 << 5, + X86_PF_SHSTK = 1 << 6, X86_PF_SGX = 1 << 15, }; diff --git a/arch/x86/mm/fault.c b/arch/x86/mm/fault.c index f1f1b5a0956a..4cfb8c474a82 100644 --- a/arch/x86/mm/fault.c +++ b/arch/x86/mm/fault.c @@ -1131,6 +1131,17 @@ access_error(unsigned long error_code, struct vm_area_struct *vma) (error_code & X86_PF_INSTR), foreign)) return 1; + /* + * Verify a shadow stack access is within a shadow stack VMA. + * It is always an error otherwise. Normal data access to a + * shadow stack area is checked in the case followed. + */ + if (error_code & X86_PF_SHSTK) { + if (!(vma->vm_flags & VM_SHSTK)) + return 1; + return 0; + } + if (error_code & X86_PF_WRITE) { /* write, present and write, not present: */ if (unlikely(!(vma->vm_flags & VM_WRITE))) @@ -1296,6 +1307,14 @@ void do_user_addr_fault(struct pt_regs *regs, perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS, 1, regs, address); + /* + * Clearing _PAGE_DIRTY is used to detect shadow stack access. + * This method cannot distinguish shadow stack read vs. write. + * For valid shadow stack accesses, set FAULT_FLAG_WRITE to effect + * copy-on-write. + */ + if (hw_error_code & X86_PF_SHSTK) + flags |= FAULT_FLAG_WRITE; if (hw_error_code & X86_PF_WRITE) flags |= FAULT_FLAG_WRITE; if (hw_error_code & X86_PF_INSTR) -- 2.21.0