Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1185415pxb; Thu, 28 Jan 2021 09:55:29 -0800 (PST) X-Google-Smtp-Source: ABdhPJwb0NPRck3cSfzvLhXE7GnVn5DQ94Hs23Gbbcva5OgUDVLYt3o6nZRJqMzSGkiucC4Cjjyo X-Received: by 2002:a05:6402:b30:: with SMTP id bo16mr870037edb.84.1611856529169; Thu, 28 Jan 2021 09:55:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1611856529; cv=none; d=google.com; s=arc-20160816; b=HJFiORb9OHAtoHxXRpNj0WKNRDhQRO9GzuvCh8McjmK797TyvetifbH5AyiOB0T/MI xUE9YTlWYkTYetUVkLmkVlx8oCAILV6h2uZlbCLenzHDWH0XYwKFb/8C3mQdu3ngBAaD qkfNFw1c5sv5XkH72pZsSD8QKrwbEDMGWbrD6kCRwwHXCOCnD/hugelH0oTZY3yI7kZA 1er5XGI+C45uAzwx2ziauoTMqkl0xY7mTUx7CdNK+Ne00qCxuEoDK4b7cEoi6UW/d/0c Q1Tp0/iTCLFWPPyvcTiu+bXLJ4t94xEOZu9B2YhDpcqQsr2r9kYWE8tAZhwHRjW0xgk0 HJkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+h4iY3X8KWYJxdBXqwutJPnHSSsLNjVIGMbK8ENRaO4=; b=omLcTn5j/ZJd4HzWAUS6kIAyozzRCLzjj4vdWh6FLPzbtx+B9nEEHLyY3LWn4ov6Au KtX8nG6b81fiFFvgiVao5Khoecq0Oh8PMpcM8/ZFTig64mfMZLuQ9cmXiE+IGtnf6mv9 y1byvg6JLmZg+c2xu8pB/m2pN56UnKLUCjr+PDvl2P2IiV7FlHCC7vkwR2jRQPhS4R3y YMWomRX1vriDeoZwWq9nSKUU1YgvYR7ZYnml87rJNpIA04COJ/Zg2zVBH1StaB53nbyf o02DDl1V8mjASzjyphgN0c0NkNl/m8ts5oHuhDVby9O45bqd5V4ecUOlPs1wq2qK3wMO +Hkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xth5HkEy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f7si3902345edd.595.2021.01.28.09.55.03; Thu, 28 Jan 2021 09:55:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xth5HkEy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231213AbhA1Rxv (ORCPT + 99 others); Thu, 28 Jan 2021 12:53:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231186AbhA1Rxn (ORCPT ); Thu, 28 Jan 2021 12:53:43 -0500 Received: from mail-lj1-x22c.google.com (mail-lj1-x22c.google.com [IPv6:2a00:1450:4864:20::22c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5FDDEC0617AA for ; Thu, 28 Jan 2021 09:52:38 -0800 (PST) Received: by mail-lj1-x22c.google.com with SMTP id f2so7390885ljp.11 for ; Thu, 28 Jan 2021 09:52:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+h4iY3X8KWYJxdBXqwutJPnHSSsLNjVIGMbK8ENRaO4=; b=Xth5HkEyru+I/oRftl/ZDJ9BqQGqc9PFbpXVMzQIqiTTVRZ+jKPaJfu0eeutGCPqFq Ux551LITZ4RfdT8b7yhUdO//5/rBe2o/7XpMvPbBCon1yCMjsEK8pgn0yrWo+Fv1CIJ0 9O1rjM4pky3dsuyVhSzEXGJIuPFNRDJMnSVV2Zh6XFXfaGNbgmkCAe6W/mQElPh/SMzd f52zcd2PK0kuChVNe4fmk/K/xGJmGWrX5479qcGUZ3ZDBAXWZ6dl16+Dc/L/ePNygrLC +bt67kayzncAC9A3x2kRVfNKB+uOVSetpWWq5VptLZ3NBuG10+jNYmnnJ0Dh4aCn6esd FM6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+h4iY3X8KWYJxdBXqwutJPnHSSsLNjVIGMbK8ENRaO4=; b=L5mhddK3AFegKLA3/5RdsOlibv20K0fspYDl10+bIVa9FffhgpZJOxbqKhYF+ueRB/ +V3XpfzCVOM+Ikt5L2fegqY2XQuv2TwtcRN+3mQU8XoT4pRtllDJRqknpQmj27gGD6pw 46GqI5+P6dpFUg75Ns97dUugd34yAzny57WZX5kR3Sk7DC8wUJVVysw6ezj89DrMvD+7 YXpNhXc5TLAuvBmycMk1SWnWVCsRtoq5yLxU6mIhjqtWVO/fUqWGnRFGEFckjyqn+Ro8 llVETqIOwLCAXjZSQ5tizjDZ4xCSwRNnRim+bL/r1M7bdsU5Q/ChKs729hdFxpLBHtpD lauQ== X-Gm-Message-State: AOAM531EggPrjZORoZhOjjvQdNXAQzEGA85vMcRL1zrxnlDd1mNMl/GD LOeau/5JBaU4ynZRileFfG/Rmg== X-Received: by 2002:a2e:9ed1:: with SMTP id h17mr240397ljk.160.1611856356937; Thu, 28 Jan 2021 09:52:36 -0800 (PST) Received: from eriador.lan ([94.25.229.83]) by smtp.gmail.com with ESMTPSA id w10sm2216119ljj.37.2021.01.28.09.52.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Jan 2021 09:52:36 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring , Arnd Bergmann , Greg Kroah-Hartman , Stanimir Varbanov , Lorenzo Pieralisi , Bjorn Helgaas Cc: linux-arm-msm@vger.kernel.org, Manivannan Sadhasivam , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH v2 3/5] pcie-qcom: provide a way to power up qca6390 chip on RB5 platform Date: Thu, 28 Jan 2021 20:52:23 +0300 Message-Id: <20210128175225.3102958-4-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210128175225.3102958-1-dmitry.baryshkov@linaro.org> References: <20210128175225.3102958-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some Qualcomm platforms require to power up an external device before probing the PCI bus. E.g. on RB5 platform the QCA6390 WiFi/BT chip needs to be powered up before PCIe0 bus is probed. Add a quirk to the respective PCIe root bridge to attach to the power domain if one is required, so that the QCA chip is started before scanning the PCIe bus. Signed-off-by: Dmitry Baryshkov --- drivers/pci/controller/dwc/pcie-qcom.c | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c index ab21aa01c95d..eb73c8540d4d 100644 --- a/drivers/pci/controller/dwc/pcie-qcom.c +++ b/drivers/pci/controller/dwc/pcie-qcom.c @@ -20,6 +20,7 @@ #include #include #include +#include #include #include #include @@ -1568,6 +1569,26 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x0302, qcom_fixup_class); DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x1000, qcom_fixup_class); DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x1001, qcom_fixup_class); +static void qcom_fixup_power(struct pci_dev *dev) +{ + int ret; + struct pcie_port *pp = dev->bus->sysdata; + struct dw_pcie *pci; + + if (!pci_is_root_bus(dev->bus)) + return; + + ret = dev_pm_domain_attach(&dev->dev, true); + if (ret < 0 || !dev->dev.pm_domain) + return; + + pci = to_dw_pcie_from_pp(pp); + dev_info(&dev->dev, "Bus powered up, waiting for link to come up\n"); + + dw_pcie_wait_for_link(pci); +} +DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x010b, qcom_fixup_power); + static struct platform_driver qcom_pcie_driver = { .probe = qcom_pcie_probe, .driver = { -- 2.29.2