Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp121116pxb; Tue, 2 Feb 2021 00:29:08 -0800 (PST) X-Google-Smtp-Source: ABdhPJyRF7e3rCtQkoXv82ehBmWaOri3K848NLs31SVT9f4ktcHKndxs0hSmHT0MhrQ8/t9TSNPm X-Received: by 2002:a05:6402:1546:: with SMTP id p6mr22876517edx.66.1612254547911; Tue, 02 Feb 2021 00:29:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612254547; cv=none; d=google.com; s=arc-20160816; b=SYAR2Pys2HdPn12ETBF6Tu3dOgwuxF67NUgs77kQYkbceriaIKNzB0u1gYGfr1lQXK dQtg1H3+418TZ6Lnn+YH/6l/umFgM2fzPFqDyxa/4zzfzG1R0eUz+M6gef1w/Bem5QcX xKPeasaI6u6Wy8BsLiSoxqCeyvUoFP8+Q+X72AObRpu/krsl3nqR8rmPp3OAIv5yNB/p 9yv6PP9OimTmA6AWkoYgdgnhx/dpYuXWQSC1S8IwFx3uKBcKj8bLnAnoM9XjF6UfwLHk 25Jtq9FduuexeaJulIL3keml4Sr5LXU8X0WZn++4DezCWeGu1x7J92Pro/bjmb/T5tLv HTxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=89cYthI6p8YgZOgHST1mybkKYWQ6iaqPy4nSaOo2Y+Y=; b=gqEnMGJci7p0jXrKBaojEIRHvAxSslVDJUxsP/cp4moM7GRsDXGi5JNj6vLPevz6AP GXM6VVU77OrzFdtu/tPEo2qMqITW6uIygAmpMRgdzq71isCPvaUhWar+rIFApD38kF47 //5dIcCdbw33+YvFg1kEdsXc6US1BG6BCL+HPrFN6ehGnsZox2n3bw9hH/l8w3v73rxa qJwNsXf84ZSVNO2Tz3EQaIb1Mj+Otu+Abb1QqpsgAebowBA0PioVT5dyeeN5YYKcfJLK 501ssbPo9zHV/OGZ4AU0obusasCW55Hfsr0OBy7+Gg/J1Il/+Evx9NgYWtiLTyizu8Mk hqag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=ZCiryLnz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id p24si12771890edw.475.2021.02.02.00.28.43; Tue, 02 Feb 2021 00:29:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=ZCiryLnz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232662AbhBBIZ4 (ORCPT + 99 others); Tue, 2 Feb 2021 03:25:56 -0500 Received: from mx0a-0016f401.pphosted.com ([67.231.148.174]:48966 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S232388AbhBBISe (ORCPT ); Tue, 2 Feb 2021 03:18:34 -0500 Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 1128Aexa016820; Tue, 2 Feb 2021 00:17:46 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=pfpt0220; bh=89cYthI6p8YgZOgHST1mybkKYWQ6iaqPy4nSaOo2Y+Y=; b=ZCiryLnzu7rnbUYmQy36rfyx5V3Hi8YH9W/Au45c9HcTm2QL0Oa4dCDaWPTD2lDxITF5 sEcgjuyBThQgh10yNQGGkxR409SZMHhFBJQOK9emH8udWj5DJGsEkFvWrZ7Y+7Kvtg5G 3ddG96SfrvKWLhTWKjEUXGevj06ksYarGW2YPP212ut3q3Hb+uKSIcPt9PS8vvU2Q5Hv qM7K7q6YanriiMErogNyQODGqJgSbiKxMlqLs9LcUbkZyo7peGLz/+mJzzGjZ/x7FedE 4+QL80AHpYF44Ked2UvFZNUFFgn6WiYZ2/dwU+HiWzar7Z02iHC7OkvktjAox7XX5p4R eg== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com with ESMTP id 36d5psxp1x-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Tue, 02 Feb 2021 00:17:46 -0800 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 2 Feb 2021 00:17:45 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 2 Feb 2021 00:17:45 -0800 Received: from stefan-pc.marvell.com (stefan-pc.marvell.com [10.5.25.21]) by maili.marvell.com (Postfix) with ESMTP id 3FB873F7040; Tue, 2 Feb 2021 00:17:42 -0800 (PST) From: To: CC: , , , , , , , , , , , Subject: [PATCH v7 net-next 06/15] net: mvpp2: increase BM pool and RXQ size Date: Tue, 2 Feb 2021 10:16:52 +0200 Message-ID: <1612253821-1148-7-git-send-email-stefanc@marvell.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1612253821-1148-1-git-send-email-stefanc@marvell.com> References: <1612253821-1148-1-git-send-email-stefanc@marvell.com> MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.369,18.0.737 definitions=2021-02-02_04:2021-01-29,2021-02-02 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Stefan Chulski BM pool and RXQ size increased to support Firmware Flow Control. Minimum depletion thresholds to support FC are 1024 buffers. BM pool size increased to 2048 to have some 1024 buffers space between depletion thresholds and BM pool size. Jumbo frames require a 9888B buffer, so memory requirements for data buffers increased from 7MB to 24MB. Signed-off-by: Stefan Chulski --- drivers/net/ethernet/marvell/mvpp2/mvpp2.h | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/net/ethernet/marvell/mvpp2/mvpp2.h b/drivers/net/ethernet/marvell/mvpp2/mvpp2.h index 89b3ede..cac9885 100644 --- a/drivers/net/ethernet/marvell/mvpp2/mvpp2.h +++ b/drivers/net/ethernet/marvell/mvpp2/mvpp2.h @@ -715,8 +715,8 @@ #define MVPP2_PORT_MAX_RXQ 32 /* Max number of Rx descriptors */ -#define MVPP2_MAX_RXD_MAX 1024 -#define MVPP2_MAX_RXD_DFLT 128 +#define MVPP2_MAX_RXD_MAX 2048 +#define MVPP2_MAX_RXD_DFLT 1024 /* Max number of Tx descriptors */ #define MVPP2_MAX_TXD_MAX 2048 @@ -851,8 +851,8 @@ enum mvpp22_ptp_packet_format { #define MVPP22_PTP_TIMESTAMPQUEUESELECT BIT(18) /* BM constants */ -#define MVPP2_BM_JUMBO_BUF_NUM 512 -#define MVPP2_BM_LONG_BUF_NUM 1024 +#define MVPP2_BM_JUMBO_BUF_NUM 2048 +#define MVPP2_BM_LONG_BUF_NUM 2048 #define MVPP2_BM_SHORT_BUF_NUM 2048 #define MVPP2_BM_POOL_SIZE_MAX (16*1024 - MVPP2_BM_POOL_PTR_ALIGN/4) #define MVPP2_BM_POOL_PTR_ALIGN 128 -- 1.9.1