Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Date:   Wed, 3 Feb 2021 14:38:52 +0000
From:   Russell King - ARM Linux admin <linux@armlinux.org.uk>
To:     Kostya Porotchkin <kostap@marvell.com>
Cc:     Baruch Siach <baruch@tkos.co.il>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "andrew@lunn.ch" <andrew@lunn.ch>,
        "jaz@semihalf.com" <jaz@semihalf.com>,
        "gregory.clement@bootlin.com" <gregory.clement@bootlin.com>,
        Nadav Haklai <nadavh@marvell.com>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        Stefan Chulski <stefanc@marvell.com>,
        "mw@semihalf.com" <mw@semihalf.com>,
        Ben Peled <bpeled@marvell.com>,
        "sebastian.hesselbarth@gmail.com" <sebastian.hesselbarth@gmail.com>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>
Subject: Re: [EXT] Re: [PATCH 02/11] dts: mvebu: Update A8K AP806 SDHCI
 settings
Message-ID: <20210203143851.GR1463@shell.armlinux.org.uk>
References: <20210203133138.10754-1-kostap@marvell.com>
 <20210203133138.10754-3-kostap@marvell.com>
 <87h7mtckxe.fsf@tarshish>
 <DM5PR18MB14529A28A31785A574A4DEF5CAB49@DM5PR18MB1452.namprd18.prod.outlook.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <DM5PR18MB14529A28A31785A574A4DEF5CAB49@DM5PR18MB1452.namprd18.prod.outlook.com>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: Russell King - ARM Linux admin <linux@armlinux.org.uk>
Precedence: bulk

On Wed, Feb 03, 2021 at 02:37:22PM +0000, Kostya Porotchkin wrote:
> Hi, Baruch,
> 
> > -----Original Message-----
> > From: Baruch Siach <baruch@tkos.co.il>
> > Sent: Wednesday, February 3, 2021 15:59
> > To: Kostya Porotchkin <kostap@marvell.com>
> > Cc: linux-kernel@vger.kernel.org; devicetree@vger.kernel.org;
> > andrew@lunn.ch; jaz@semihalf.com; gregory.clement@bootlin.com;
> > linux@armlinux.org.uk; Nadav Haklai <nadavh@marvell.com>;
> > robh+dt@kernel.org; Stefan Chulski <stefanc@marvell.com>;
> > mw@semihalf.com; Ben Peled <bpeled@marvell.com>;
> > sebastian.hesselbarth@gmail.com; linux-arm-kernel@lists.infradead.org
> > Subject: [EXT] Re: [PATCH 02/11] dts: mvebu: Update A8K AP806 SDHCI
> > settings
> > 
> > External Email
> > 
> > ----------------------------------------------------------------------
> > Hi Konstantin,
> > 
> > On Wed, Feb 03 2021, kostap@marvell.com wrote:
> > > From: Konstantin Porotchkin <kostap@marvell.com>
> > >
> > > Update the settings for AP806 SDHCI interface according to latest
> > > Xenon drivers changes.
> > > - no need to select the PHY slow mode anymore
> > 
> > Why? Has anything changed since the introduction of marvell,xenon-phy-slow-
> > mode?
> [KP] AP806 B0, AP807 and later do not need the "slow mode" set by the default.
> The HWE-7296210 errata is not applicable to these components and they are able 
> to run  AP SDHCI in HS400 8-bit mode.

So what about all those people, such as me, who have A0 silicon on their
Macchiatobin boards?

You can't just go around removing DT properties like this.

-- 
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!