Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1079408pxb; Thu, 4 Feb 2021 04:44:49 -0800 (PST) X-Google-Smtp-Source: ABdhPJxhl3QTDe1gqHYz7+dT57to0ORwQpY4zyP/HBEIinjz2mI+l2sQlABODMwBO0nzS9nOMD3X X-Received: by 2002:a17:906:30cd:: with SMTP id b13mr7772488ejb.336.1612442688974; Thu, 04 Feb 2021 04:44:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612442688; cv=none; d=google.com; s=arc-20160816; b=YzfBf+2yN3qmea4tBgNCyo7VkC000mmiLFpP2ojLScW050A2gmWXkGKa5FS8N2ce5r 3uag5Q8zklZkQx/gkf4fe+3dCPf/BF4yRxdF8kMKX32o3TNi4qz8BYbj9Mt30S39bTsX EgdbGALZ84OvGiXCBNqAnIKQ4llGla7JcilPG68qwj13LCqvk+B81Bo89dNdABLIwH0V 95M3uiAApViryskSbuMrP88AVy0PYlailC/06AXx2LV0Uxu10AnyHdK7vKzB9DGE07LX VUjOuXxWOhvqcpWd8tEJP91uV7bLSXDImnpgZLunBqjpUbOeOobF2TST5sZwbntv29R4 +OoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=2dvgQdQ6hKfQnFN6cqPppjkW9v8eA0H2PjYK802sxpo=; b=UjKl+5pVjwRnGO+WBh3UK2n+LwNChYXNEZ4DzKRV3P7/5ve4LJ7xIXw2omhTV9PW/w nqGak2FXd0Fn5/992B3OcMQ2AWU8p646B6OGHEWEbIK3MQnnKfoxZYK9pB+/POps+UZA 4UDBRmviQvqZmZ4/SHPbhpDuoCZgfcL+iBJGMQwOPLxpmpYf15IlKtTHkYMffLjo/ez1 4dXFl8s6mhmvjhzesg31rQEICBd7H/Kdvg9UpiUCfZBqm2YkniYLJrsU/ATkv9s/2Viu wpqc6qOGoQF74S9tP5pXzk9029jC8odaX9C9IO+t2UqY/92xXAZ06yHFB/g/AFnTdwJF Vb0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BNEQCznM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k25si511013edx.201.2021.02.04.04.44.23; Thu, 04 Feb 2021 04:44:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BNEQCznM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236029AbhBDMjc (ORCPT + 99 others); Thu, 4 Feb 2021 07:39:32 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58716 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235605AbhBDMj2 (ORCPT ); Thu, 4 Feb 2021 07:39:28 -0500 Received: from mail-pf1-x432.google.com (mail-pf1-x432.google.com [IPv6:2607:f8b0:4864:20::432]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 47C3BC0613D6 for ; Thu, 4 Feb 2021 04:38:48 -0800 (PST) Received: by mail-pf1-x432.google.com with SMTP id d26so811064pfn.5 for ; Thu, 04 Feb 2021 04:38:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=2dvgQdQ6hKfQnFN6cqPppjkW9v8eA0H2PjYK802sxpo=; b=BNEQCznMNh8r0jLb9D7EexdCQzuEeG7tRhc7/5Xr5bLtHg4/YMMeu1f33qhVQ9k6x5 c9X8mzULfLUvJyNGW2KJVU+8n3yw3b0JOiWwHVMipnqOmi7mB2y8rcpL3Q3Er1LWIeXd HXqodl8ZmCUwNkKHina/mvRq/XjerB7irxnK5etoEZB3UKFE+7dIMa8zN3Jlc9jtjvv2 RPpXBGkKCz3vl4ROsdeXfEfxVUJIvFQk+kaGQsY2Km8cWCZnHRsOetVp1OicJtm9DUXd r8UjH2Xj3lxH6N+iGsAZSnr01RwmNS8nzKfkmcXKzqe172Y76mzvpDD1aren5hp8cfHv /q/g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=2dvgQdQ6hKfQnFN6cqPppjkW9v8eA0H2PjYK802sxpo=; b=SLVEyU0PuIzgSnC9ho3JCgDbagj67C84wiY5e3iwgc7Ju+6LVQq/aKe748nIucC1cE eiwFQ5uXYwudB1iwVw6OLNB6eKSBLEGgl50zR/GQyHS3aJyFr08HVEHNKB5KTbWgd5LY ILWaX5/S1/jpi78XXa7iTqOjnecqBYjyTyIYIn0ZdA8EQGaxnrGnD5ieFpwLhDBpxodZ kTYM91rceA07GAIr+WyksGc5r1EYFF057x4Cyiuq06450A/TpaS+xSKDDG889XVlzwTd 3jQzqOksoLydeUCG26+b653kyHKgomTvVK3GM3nmt50O83HtqIo7At5AlA4Gx3g/3L+R pO/Q== X-Gm-Message-State: AOAM530HCKsT0PcmDBHCfPqx8uNdzwIfpr5ZYGesw6j5zzWYzd0dtOrR tgl2CvPp/W20rq2y3XuBIJ8rzfAtn9u+fMouhkgOZQ== X-Received: by 2002:a63:5b4f:: with SMTP id l15mr8863564pgm.339.1612442327673; Thu, 04 Feb 2021 04:38:47 -0800 (PST) MIME-Version: 1.0 References: <246b8bd6e51ed5c8cb3618f4259adf8aba319511.1611802321.git.xji@analogixsemi.com> In-Reply-To: <246b8bd6e51ed5c8cb3618f4259adf8aba319511.1611802321.git.xji@analogixsemi.com> From: Robert Foss Date: Thu, 4 Feb 2021 13:38:36 +0100 Message-ID: Subject: Re: [PATCH v4 1/3] dt-bindings:drm/bridge:anx7625:add vendor define flags To: Xin Ji Cc: Rob Herring , David Airlie , Nicolas Boichat , Hsin-Yi Wang , Daniel Vetter , Sam Ravnborg , Laurent Pinchart , Maxime Ripard , Mark Brown , =?UTF-8?Q?Ricardo_Ca=C3=B1uelo?= , dri-devel@lists.freedesktop.org, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Sheng Pan , linux-kernel Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hey Xin, On Thu, 28 Jan 2021 at 04:10, Xin Ji wrote: > > Add 'bus-type' and 'data-lanes' define for port0, add HDCP support > flag and DP tx lane0 and lane1 swing register array define. > > Signed-off-by: Xin Ji > --- > .../bindings/display/bridge/analogix,anx7625.yaml | 54 +++++++++++++++++++++- > 1 file changed, 53 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > index c789784..048deec 100644 > --- a/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > +++ b/Documentation/devicetree/bindings/display/bridge/analogix,anx7625.yaml > @@ -34,6 +34,24 @@ properties: > description: used for reset chip control, RESET_N pin B7. > maxItems: 1 > > + analogix,lane0-swing: > + $ref: /schemas/types.yaml#/definitions/uint32-array > + maxItems: 20 > + description: > + an array of swing register setting for DP tx lane0 PHY, please don't > + add this property, or contact vendor. > + > + analogix,lane1-swing: > + $ref: /schemas/types.yaml#/definitions/uint32-array > + maxItems: 20 > + description: > + an array of swing register setting for DP tx lane1 PHY, please don't > + add this property, or contact vendor. > + > + analogix,hdcp-support: > + type: boolean > + description: indicate the DP tx HDCP support or not. > + > ports: > $ref: /schemas/graph.yaml#/properties/ports > > @@ -41,13 +59,45 @@ properties: > port@0: > $ref: /schemas/graph.yaml#/properties/port > description: > - Video port for MIPI DSI input. > + Video port for MIPI input. Maybe MIPI DSI/DPI input is more correct, since there are a lot of other MIPI standards. > + > + properties: > + endpoint: > + type: object > + additionalProperties: false > + > + # Properties described in > + # Documentation/devicetree/bindings/media/video-interfaces.txt > + properties: > + remote-endpoint: true > + bus-type: true > + data-lanes: true > + > + required: > + - remote-endpoint > + > + required: > + - endpoint > + > > port@1: > $ref: /schemas/graph.yaml#/properties/port > description: > Video port for panel or connector. > > + properties: > + endpoint: > + type: object > + additionalProperties: false > + > + # Properties described in > + # Documentation/devicetree/bindings/media/video-interfaces.txt > + properties: > + remote-endpoint: true > + > + required: > + - remote-endpoint > + > required: > - port@0 > - port@1 > @@ -81,6 +131,8 @@ examples: > reg = <0>; > anx7625_in: endpoint { > remote-endpoint = <&mipi_dsi>; > + bus-type = <5>; > + data-lanes = <0 1 2 3>; > }; > }; > > -- > 2.7.4 >