Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1428369pxb; Thu, 4 Feb 2021 12:43:19 -0800 (PST) X-Google-Smtp-Source: ABdhPJz64l7xzpbo9g84r4Q9fzkgXxivDPmxz+OA9SovUYTHDfry2isr7E8cq5V3FG/54hQpHnDQ X-Received: by 2002:a17:906:94ce:: with SMTP id d14mr841931ejy.121.1612471399646; Thu, 04 Feb 2021 12:43:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612471399; cv=none; d=google.com; s=arc-20160816; b=gEB9R25E26Kf3fYeRzfwsTutZm1OdX0x+DY144hEBJUVzvr9LMc8xxzGnGcl85rp2Q vh9PUn9iCqlEYSbmZD556p9ys/tkFlEBKlSu3Qz4mZMCpmdglh9IOCEZOUChKew4LuxT Q8uqDrGRwwVnzVIJCYg0n898AmDo8qDiqeApagcYxO5M5iWnNXrFscKDblXI8HBYoCWp cFfLwas6gtIwLUD89MFQL6ExFdAJtlao8e2WehAxko6dp/kadhOIcni1eq9U9tuLu2f/ Al1JiiGWphR6VwZ0lgRX3Yo+52ChOdr6s8uPeODR/2ihRIj2pl8EvSraUIuPcB1ZuVjy oiQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=/YqqsMMXQlhsJbnhOFdOST+3qyRvfvIeEMX7fG1uGdk=; b=EPllH8wp/BFFLVBNz7gXIyfhxdhDPBmZlxVhtMEe7aifdmYMq8w/AkKNEL/PGfh+hv 6a/9NUchZGRUGAs6CdOEJgur9QsoIIKAeQI4OY5+Za1imVCICN4J1jVgHv4BvcFJQk0u GgHTTMjFr751mhxtttmFXFFwroCPU/4KF6KjVOCT/nuVFz5MTV1V8uZMh4hXqhrzaK1S eoBlrjnkb84x5XVRXeIeAB0X1mVe9DUoOceOfdSVm0Fpp5arPO+yWX43Z/wDUYUd3ojD jRVEOIOIvVGGvUeqNjv4808LErtYicstRZ6i5rIwrXe/0lbRfNVwXd7YKRX18x1rSUQl 6uxg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=TMxYcIft; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i6si621741ejb.565.2021.02.04.12.42.54; Thu, 04 Feb 2021 12:43:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=TMxYcIft; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240304AbhBDUhJ (ORCPT + 99 others); Thu, 4 Feb 2021 15:37:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48718 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240273AbhBDUgW (ORCPT ); Thu, 4 Feb 2021 15:36:22 -0500 Received: from mail-pj1-x102d.google.com (mail-pj1-x102d.google.com [IPv6:2607:f8b0:4864:20::102d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F2997C061788 for ; Thu, 4 Feb 2021 12:35:41 -0800 (PST) Received: by mail-pj1-x102d.google.com with SMTP id e9so2507640pjj.0 for ; Thu, 04 Feb 2021 12:35:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=/YqqsMMXQlhsJbnhOFdOST+3qyRvfvIeEMX7fG1uGdk=; b=TMxYcIftnS6MnaEQtUVCuD6J1E6iRmW9FqQUHJU+Ooydr+UbhkYdQDHgCjovgYGPs7 U5j6ptzCIuMqnipgc6lVxPZ5QKeTS/JDn7msUrTJsLioj63Zfmb2QgWii8mmnop/EWSg /33SV+lg8zKH9VO+zpymZZQkvWhOCLV83M8Ck= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=/YqqsMMXQlhsJbnhOFdOST+3qyRvfvIeEMX7fG1uGdk=; b=lqglIW5I2fF2Ak0anYygrDWSfTRkJqpQEpOcHzRGlZtHx1/SzRIqugKX7EoWEeK1u8 fr/H+yLm49TPFVKE62l17rLkLb5P9BvsI8/cJPmWPNn65IsixAMyvSSmzvBoNtjCjhcy i/IvkATMNgjUzq8aswAY5GbQfmHtOd7dzAHePhPTPXJcbNBsZW/SsTl21O5nUjbxaOP5 wv176yM1iUHsLQ74zBFueGKvcszOHXmySqL9SsAHymIWbyxUVx/J/3QqvBO0kMz7NtnC 48dgSMgC6Hr8HaU39cBARoWe6VZUFjnllGOhjNdufLKqICocbHp3WwC1og3WN9rKMVzU Ms9A== X-Gm-Message-State: AOAM530uxmMgMde9mm3vueUopR62bnJahOWKXjNhlpqSreDq1PBE04Es g5T78g8VktRernPoClua3Fe40g== X-Received: by 2002:a17:90a:648f:: with SMTP id h15mr727537pjj.71.1612470941523; Thu, 04 Feb 2021 12:35:41 -0800 (PST) Received: from www.outflux.net (smtp.outflux.net. [198.145.64.163]) by smtp.gmail.com with ESMTPSA id b65sm7086054pfg.139.2021.02.04.12.35.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Feb 2021 12:35:40 -0800 (PST) Date: Thu, 4 Feb 2021 12:35:39 -0800 From: Kees Cook To: Yu-cheng Yu Cc: x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Borislav Petkov , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue , Dave Martin , Weijiang Yang , Pengfei Xu Subject: Re: [PATCH v19 24/25] x86/cet/shstk: Add arch_prctl functions for shadow stack Message-ID: <202102041235.BA6C4982F@keescook> References: <20210203225547.32221-1-yu-cheng.yu@intel.com> <20210203225547.32221-25-yu-cheng.yu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210203225547.32221-25-yu-cheng.yu@intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Feb 03, 2021 at 02:55:46PM -0800, Yu-cheng Yu wrote: > arch_prctl(ARCH_X86_CET_STATUS, u64 *args) > Get CET feature status. > > The parameter 'args' is a pointer to a user buffer. The kernel returns > the following information: > > *args = shadow stack/IBT status > *(args + 1) = shadow stack base address > *(args + 2) = shadow stack size What happens if this needs to grow in the future? Should the first u64 contain the array size? Otherwise, looks sensible. -Kees > > 32-bit binaries use the same interface, but only lower 32-bits of each > item. > > arch_prctl(ARCH_X86_CET_DISABLE, unsigned int features) > Disable CET features specified in 'features'. Return -EPERM if CET is > locked. > > arch_prctl(ARCH_X86_CET_LOCK) > Lock in CET features. > > Also change do_arch_prctl_common()'s parameter 'cpuid_enabled' to > 'arg2', as it is now also passed to prctl_cet(). > > Signed-off-by: Yu-cheng Yu > --- > arch/x86/include/asm/cet.h | 3 ++ > arch/x86/include/uapi/asm/prctl.h | 4 +++ > arch/x86/kernel/Makefile | 2 +- > arch/x86/kernel/cet_prctl.c | 60 +++++++++++++++++++++++++++++++ > arch/x86/kernel/process.c | 6 ++-- > 5 files changed, 71 insertions(+), 4 deletions(-) > create mode 100644 arch/x86/kernel/cet_prctl.c > > diff --git a/arch/x86/include/asm/cet.h b/arch/x86/include/asm/cet.h > index ec4b5e62d0ce..16870e5bc8eb 100644 > --- a/arch/x86/include/asm/cet.h > +++ b/arch/x86/include/asm/cet.h > @@ -14,9 +14,11 @@ struct sc_ext; > struct cet_status { > unsigned long shstk_base; > unsigned long shstk_size; > + unsigned int locked:1; > }; > > #ifdef CONFIG_X86_CET > +int prctl_cet(int option, u64 arg2); > int cet_setup_shstk(void); > int cet_setup_thread_shstk(struct task_struct *p, unsigned long clone_flags); > void cet_disable_shstk(void); > @@ -25,6 +27,7 @@ int cet_verify_rstor_token(bool ia32, unsigned long ssp, unsigned long *new_ssp) > void cet_restore_signal(struct sc_ext *sc); > int cet_setup_signal(bool ia32, unsigned long rstor, struct sc_ext *sc); > #else > +static inline int prctl_cet(int option, u64 arg2) { return -EINVAL; } > static inline int cet_setup_thread_shstk(struct task_struct *p, > unsigned long clone_flags) { return 0; } > static inline void cet_disable_shstk(void) {} > diff --git a/arch/x86/include/uapi/asm/prctl.h b/arch/x86/include/uapi/asm/prctl.h > index 5a6aac9fa41f..9245bf629120 100644 > --- a/arch/x86/include/uapi/asm/prctl.h > +++ b/arch/x86/include/uapi/asm/prctl.h > @@ -14,4 +14,8 @@ > #define ARCH_MAP_VDSO_32 0x2002 > #define ARCH_MAP_VDSO_64 0x2003 > > +#define ARCH_X86_CET_STATUS 0x3001 > +#define ARCH_X86_CET_DISABLE 0x3002 > +#define ARCH_X86_CET_LOCK 0x3003 > + > #endif /* _ASM_X86_PRCTL_H */ > diff --git a/arch/x86/kernel/Makefile b/arch/x86/kernel/Makefile > index 4a9a7e7d00dc..2f60a28769f9 100644 > --- a/arch/x86/kernel/Makefile > +++ b/arch/x86/kernel/Makefile > @@ -151,7 +151,7 @@ obj-$(CONFIG_UNWINDER_FRAME_POINTER) += unwind_frame.o > obj-$(CONFIG_UNWINDER_GUESS) += unwind_guess.o > > obj-$(CONFIG_AMD_MEM_ENCRYPT) += sev-es.o > -obj-$(CONFIG_X86_CET) += cet.o > +obj-$(CONFIG_X86_CET) += cet.o cet_prctl.o > > ### > # 64 bit specific files > diff --git a/arch/x86/kernel/cet_prctl.c b/arch/x86/kernel/cet_prctl.c > new file mode 100644 > index 000000000000..0030c63a08c0 > --- /dev/null > +++ b/arch/x86/kernel/cet_prctl.c > @@ -0,0 +1,60 @@ > +// SPDX-License-Identifier: GPL-2.0 > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/* See Documentation/x86/intel_cet.rst. */ > + > +static int cet_copy_status_to_user(struct cet_status *cet, u64 __user *ubuf) > +{ > + u64 buf[3] = {}; > + > + if (cet->shstk_size) { > + buf[0] |= GNU_PROPERTY_X86_FEATURE_1_SHSTK; > + buf[1] = cet->shstk_base; > + buf[2] = cet->shstk_size; > + } > + > + return copy_to_user(ubuf, buf, sizeof(buf)); > +} > + > +int prctl_cet(int option, u64 arg2) > +{ > + struct cet_status *cet; > + > + if (!cpu_feature_enabled(X86_FEATURE_CET)) > + return -ENOTSUPP; > + > + cet = ¤t->thread.cet; > + > + if (option == ARCH_X86_CET_STATUS) > + return cet_copy_status_to_user(cet, (u64 __user *)arg2); > + > + switch (option) { > + case ARCH_X86_CET_DISABLE: > + if (cet->locked) > + return -EPERM; > + > + if (arg2 & ~GNU_PROPERTY_X86_FEATURE_1_VALID) > + return -EINVAL; > + if (arg2 & GNU_PROPERTY_X86_FEATURE_1_SHSTK) > + cet_disable_shstk(); > + return 0; > + > + case ARCH_X86_CET_LOCK: > + if (arg2) > + return -EINVAL; > + cet->locked = 1; > + return 0; > + > + default: > + return -ENOSYS; > + } > +} > diff --git a/arch/x86/kernel/process.c b/arch/x86/kernel/process.c > index 3af6b36e1a5c..9e11e5f589f3 100644 > --- a/arch/x86/kernel/process.c > +++ b/arch/x86/kernel/process.c > @@ -979,14 +979,14 @@ unsigned long get_wchan(struct task_struct *p) > } > > long do_arch_prctl_common(struct task_struct *task, int option, > - unsigned long cpuid_enabled) > + unsigned long arg2) > { > switch (option) { > case ARCH_GET_CPUID: > return get_cpuid_mode(); > case ARCH_SET_CPUID: > - return set_cpuid_mode(task, cpuid_enabled); > + return set_cpuid_mode(task, arg2); > } > > - return -EINVAL; > + return prctl_cet(option, arg2); > } > -- > 2.21.0 > > -- Kees Cook