Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3055381pxb; Sat, 6 Feb 2021 18:23:04 -0800 (PST) X-Google-Smtp-Source: ABdhPJwd5leMo0tBGLSj7guplXhI0m8ue4It/XKVuEg5bHAvOxkdqSm+VGcn267ZZPGvXxBss3XX X-Received: by 2002:aa7:d306:: with SMTP id p6mr10656472edq.185.1612664584202; Sat, 06 Feb 2021 18:23:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612664584; cv=none; d=google.com; s=arc-20160816; b=kL/oorButK0M/9Ffb5wAczE5HOXj0s7U7JCVUR5i5HBaHYyJBedlQctNf8+GNkcxK8 hradNC1KW+VvEK56zMoawDunDxihi/6rZdKl0sdbDKvVn8fHVDjO97bGtoBb7Oc330me Tib7lQeYGK2XbAAbH7QKkWyoDnij7fWH3mTjsLRmJGmrZRSaFeUWITpvHfm4tvbcCwxT H5Qic+CVCbml6xojatgxc+Bgi/YHsru4QtasQc8qGNwSUGmy+z3PYqxuS8vkhOju3CDk HeWulHlv9fuSEFPfbWsObYjTqagCuMZf/qbkpIm8FNcPBJNTr9wx1Rix+YTWc9+xAUaf BEiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:cc:references:to :subject; bh=49fb73ah46Qt0fpnTpfV3LlzoxfW5U/3b1x6Rkg1WXs=; b=hYwZeVwlWKS136txnHv33V9ix7B+v5m3vmHWbLGWcdNNMj/an/WhisFC1Tf3g6RQKl Kc/NqvSfcL7eaBMljEGF2UrCvWOOqNqSZX3arLq5Q3LDBAkibdSKfQbE1czloFvMwc0E zCMv8onOsWaU0bKnAMIbLfKhHTsMA2BAdZ2EUWbrzL014IN1TploYq6rdI5iZEwS+0+9 B8YqY7K+hmtq/MLslTTcGa5WtuBsncXM6Cj09RdBiLImsHWTkWATX2lgpt11vd+1ERQr tLGrUgBk4e1TFPdBNoOi+u/io2OXHkaG1MMHDu9YJxmTR/ZXFIg+kBM4ThylpoRkl9me rHig== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jv3si719945ejc.103.2021.02.06.18.22.41; Sat, 06 Feb 2021 18:23:04 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229587AbhBGCU0 (ORCPT + 99 others); Sat, 6 Feb 2021 21:20:26 -0500 Received: from szxga04-in.huawei.com ([45.249.212.190]:12140 "EHLO szxga04-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229522AbhBGCUZ (ORCPT ); Sat, 6 Feb 2021 21:20:25 -0500 Received: from DGGEMS404-HUB.china.huawei.com (unknown [172.30.72.59]) by szxga04-in.huawei.com (SkyGuard) with ESMTP id 4DYCW11gyPz15yTJ; Sun, 7 Feb 2021 10:18:21 +0800 (CST) Received: from [10.174.184.42] (10.174.184.42) by DGGEMS404-HUB.china.huawei.com (10.3.19.204) with Microsoft SMTP Server id 14.3.498.0; Sun, 7 Feb 2021 10:19:33 +0800 Subject: Re: [RFC PATCH 01/11] iommu/arm-smmu-v3: Add feature detection for HTTU To: Robin Murphy , , , , , , Jean-Philippe Brucker References: <20210128151742.18840-1-zhukeqian1@huawei.com> <20210128151742.18840-2-zhukeqian1@huawei.com> <5ada4a8b-8852-f83c-040a-9ef5dac51de2@arm.com> CC: Will Deacon , Alex Williamson , Marc Zyngier , Catalin Marinas , Mark Rutland , , Suzuki K Poulose , "Cornelia Huck" , , Kirti Wankhede , James Morse , , "Tian, Kevin" From: Keqian Zhu Message-ID: <52cea837-2e73-8083-f6f7-1f568b572f71@huawei.com> Date: Sun, 7 Feb 2021 10:19:33 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:45.0) Gecko/20100101 Thunderbird/45.7.1 MIME-Version: 1.0 In-Reply-To: <5ada4a8b-8852-f83c-040a-9ef5dac51de2@arm.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.174.184.42] X-CFilter-Loop: Reflected Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Robin, On 2021/2/5 19:48, Robin Murphy wrote: > On 2021-02-05 09:13, Keqian Zhu wrote: >> Hi Robin and Jean, >> >> On 2021/2/5 3:50, Robin Murphy wrote: >>> On 2021-01-28 15:17, Keqian Zhu wrote: >>>> From: jiangkunkun >>>> >>>> The SMMU which supports HTTU (Hardware Translation Table Update) can >>>> update the access flag and the dirty state of TTD by hardware. It is >>>> essential to track dirty pages of DMA. >>>> >>>> This adds feature detection, none functional change. >>>> >>>> Co-developed-by: Keqian Zhu >>>> Signed-off-by: Kunkun Jiang >>>> --- >>>> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 16 ++++++++++++++++ >>>> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 8 ++++++++ >>>> include/linux/io-pgtable.h | 1 + >>>> 3 files changed, 25 insertions(+) >>>> >>>> diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c >>>> index 8ca7415d785d..0f0fe71cc10d 100644 >>>> --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c >>>> +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c >>>> @@ -1987,6 +1987,7 @@ static int arm_smmu_domain_finalise(struct iommu_domain *domain, >>>> .pgsize_bitmap = smmu->pgsize_bitmap, >>>> .ias = ias, >>>> .oas = oas, >>>> + .httu_hd = smmu->features & ARM_SMMU_FEAT_HTTU_HD, >>>> .coherent_walk = smmu->features & ARM_SMMU_FEAT_COHERENCY, >>>> .tlb = &arm_smmu_flush_ops, >>>> .iommu_dev = smmu->dev, >>>> @@ -3224,6 +3225,21 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_device *smmu) >>>> if (reg & IDR0_HYP) >>>> smmu->features |= ARM_SMMU_FEAT_HYP; >>>> + switch (FIELD_GET(IDR0_HTTU, reg)) { >>> >>> We need to accommodate the firmware override as well if we need this to be meaningful. Jean-Philippe is already carrying a suitable patch in the SVA stack[1]. >> Robin, Thanks for pointing it out. >> >> Jean, I see that the IORT HTTU flag overrides the hardware register info unconditionally. I have some concern about it: >> >> If the override flag has HTTU but hardware doesn't support it, then driver will use this feature but receive access fault or permission fault from SMMU unexpectedly. >> 1) If IOPF is not supported, then kernel can not work normally. >> 2) If IOPF is supported, kernel will perform useless actions, such as HTTU based dma dirty tracking (this series). > > Yes, if the IORT describes the SMMU incorrectly, things will not work well. Just like if it describes the wrong base address or the wrong interrupt numbers, things will also not work well. The point is that incorrect firmware can be updated in the field fairly easily; incorrect hardware can not. Agree. > > Say the SMMU designer hard-codes the ID register field to 0x2 because the SMMU itself is capable of HTTU, and they assume it's always going to be wired up coherently, but then a customer integrates it to a non-coherent interconnect. Firmware needs to override that value to prevent an OS thinking that the claimed HTTU capability is ever going to work. > > Or say the SMMU *is* integrated correctly, but due to an erratum discovered later in the interconnect or SMMU itself, it turns out DBM doesn't always work reliably, but AF is still OK. Firmware needs to downgrade the indicated level of support from that which was intended to that which works reliably. > > Or say someone forgets to set an integration tieoff so their SMMU reports 0x0 even though it and the interconnect *can* happily support HTTU. In that case, firmware may want to upgrade the value to *allow* an OS to use HTTU despite the ID register being wrong. Fair enough. Mask can realize "downgrade", but not "upgrade". You give a reasonable point for upgrade. BTW, my original intention is that mask can provide some convenience for BIOS maker, as the override flag can keep same for SMMUs regardless they support HTTU or not. But it shows that mask cannot cover all scenario. > >> As the IORT spec doesn't give an explicit explanation for HTTU override, can we comprehend it as a mask for HTTU related hardware register? >> So the logic becomes: smmu->feature = HTTU override & IDR0_HTTU; > > No, it literally states that the OS must use the value of the firmware field *instead* of the value from the hardware field. Yep, I just get the latest version and see it. > >>>> + case IDR0_HTTU_NONE: >>>> + break; >>>> + case IDR0_HTTU_HA: >>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HA; >>>> + break; >>>> + case IDR0_HTTU_HAD: >>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HA; >>>> + smmu->features |= ARM_SMMU_FEAT_HTTU_HD; >>>> + break; >>>> + default: >>>> + dev_err(smmu->dev, "unknown/unsupported HTTU!\n"); >>>> + return -ENXIO; >>>> + } >>>> + >>>> /* >>>> * The coherency feature as set by FW is used in preference to the ID >>>> * register, but warn on mismatch. >>>> diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h >>>> index 96c2e9565e00..e91bea44519e 100644 >>>> --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h >>>> +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h >>>> @@ -33,6 +33,10 @@ >>>> #define IDR0_ASID16 (1 << 12) >>>> #define IDR0_ATS (1 << 10) >>>> #define IDR0_HYP (1 << 9) >>>> +#define IDR0_HTTU GENMASK(7, 6) >>>> +#define IDR0_HTTU_NONE 0 >>>> +#define IDR0_HTTU_HA 1 >>>> +#define IDR0_HTTU_HAD 2 >>>> #define IDR0_COHACC (1 << 4) >>>> #define IDR0_TTF GENMASK(3, 2) >>>> #define IDR0_TTF_AARCH64 2 >>>> @@ -286,6 +290,8 @@ >>>> #define CTXDESC_CD_0_TCR_TBI0 (1ULL << 38) >>>> #define CTXDESC_CD_0_AA64 (1UL << 41) >>>> +#define CTXDESC_CD_0_HD (1UL << 42) >>>> +#define CTXDESC_CD_0_HA (1UL << 43) >>>> #define CTXDESC_CD_0_S (1UL << 44) >>>> #define CTXDESC_CD_0_R (1UL << 45) >>>> #define CTXDESC_CD_0_A (1UL << 46) >>>> @@ -604,6 +610,8 @@ struct arm_smmu_device { >>>> #define ARM_SMMU_FEAT_RANGE_INV (1 << 15) >>>> #define ARM_SMMU_FEAT_BTM (1 << 16) >>>> #define ARM_SMMU_FEAT_SVA (1 << 17) >>>> +#define ARM_SMMU_FEAT_HTTU_HA (1 << 18) >>>> +#define ARM_SMMU_FEAT_HTTU_HD (1 << 19) >>>> u32 features; >>>> #define ARM_SMMU_OPT_SKIP_PREFETCH (1 << 0) >>>> diff --git a/include/linux/io-pgtable.h b/include/linux/io-pgtable.h >>>> index ea727eb1a1a9..1a00ea8562c7 100644 >>>> --- a/include/linux/io-pgtable.h >>>> +++ b/include/linux/io-pgtable.h >>>> @@ -97,6 +97,7 @@ struct io_pgtable_cfg { >>>> unsigned long pgsize_bitmap; >>>> unsigned int ias; >>>> unsigned int oas; >>>> + bool httu_hd; >>> >>> This is very specific to the AArch64 stage 1 format, not a generic capability - I think it should be a quirk flag rather than a common field. >> OK, so BBML should be a quirk flag too? >> >> Though the word "quirk" is not suitable for HTTU and BBML, we have no other place to convey smmu feature to io-pgtable. > > Indeed these features aren't decorative grooves on a piece of furniture, but in the case of io-pgtable we're merely using "quirk" in its broadest sense to imply something that differs from the baseline default behaviour - ARM_MTK_EXT, ARM_TTBR1 and ARM_OUTER_WBWA (or whatever it's called this week) are all just indicating extra hardware features entirely comparable to HTTU; NON_STRICT is describing a similarly intentional and desired software behaviour. In fact only ARM_NS represents something that could be considered a "workaround". OK, I will update it in v2. > > Robin. > . > Thanks, Keqian