Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3918402pxb; Mon, 8 Feb 2021 03:33:48 -0800 (PST) X-Google-Smtp-Source: ABdhPJz1Ty+VJjrEaVz3rQF5Xs1BeC4Z4b/YtAG2FS8HPEpZFDO4UXUK6XlwldiTjmMNuU3P9RaB X-Received: by 2002:a17:906:a090:: with SMTP id q16mr5018830ejy.236.1612784028347; Mon, 08 Feb 2021 03:33:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612784028; cv=none; d=google.com; s=arc-20160816; b=q1B53VqRoE5mfdSbJyXaSqZKd+VlgbSfabyIElb74Q4B3F1VjqMUw/WgBpDOxyMjoS bRXjzpbrh5HequiGJNKOjsh3rOcKS6YVaPIjL0u3WpU1mLv1gm6XJnBA+j6lVlRx8FqS m77+Ye/+6g0TKkJ7QgrqqB2A4GvzqUVCq+xPKtVBdJgGj5WecdLYlM0e5ED2GzGNP0i/ dK2HsdEjM/OHLRpcw9C4m7Ep20nQBcffZsYDcv2HIxT7DgM2OFH4tVG55NGlVUsU0wxX bchHWgrj9QDVXHAas28Lo7B5pImO16xRQ081YbX6skFdkxnrvNkD2pT9KBdLLaV8dywh mUOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:content-transfer-encoding :content-language:accept-language:in-reply-to:references:message-id :date:thread-index:thread-topic:subject:cc:to:from:dkim-signature; bh=fxpjNCvWyShQs0o1xq2uDFgwlPhrqmfb2L5lPzxXM3M=; b=s/TzjymhEa11s6N66atr1SwtBHIOS4I0RM8ykCnPKGSScfIqU8PftiIxdX8ZQBnZ2J nGaSb7LvRIYKZ9c+2svPpDv41VPyiiuACfMJX26JatHRe6Gvn8GBB/hJHRONJsycfWsX jRPw/sduKnh5FiQNdvdqT9oMcGJPcawbxh/DxXEe+tGICrXHaZAQKoE5rQboB2qEb4kd Zc2V3eXtv3qb+tY9lh8TX3RPT9cakLaUIAdon7anVJwcblwXDlNPVZnNTNYBaIhG2rOU 2nBd4MUio3rPLjdOfhindtLMhM8XkR+c7oH1zdkY44q4k3Td7xqZUmogVzn2MTaxeE24 nX2Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bfs.de header.s=dkim201901 header.b=OFLyk+a+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id br5si11081957ejb.608.2021.02.08.03.33.24; Mon, 08 Feb 2021 03:33:48 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@bfs.de header.s=dkim201901 header.b=OFLyk+a+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233181AbhBHLcA (ORCPT + 99 others); Mon, 8 Feb 2021 06:32:00 -0500 Received: from mx01-muc.bfs.de ([193.174.230.67]:36895 "EHLO mx01-muc.bfs.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232347AbhBHLP6 (ORCPT ); Mon, 8 Feb 2021 06:15:58 -0500 X-Greylist: delayed 583 seconds by postgrey-1.27 at vger.kernel.org; Mon, 08 Feb 2021 06:15:53 EST Received: from SRVEX01-SZ.bfs.intern (exchange-sz.bfs.de [10.129.90.31]) by mx01-muc.bfs.de (Postfix) with ESMTPS id B10F22047A; Mon, 8 Feb 2021 12:05:02 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bfs.de; s=dkim201901; t=1612782302; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=fxpjNCvWyShQs0o1xq2uDFgwlPhrqmfb2L5lPzxXM3M=; b=OFLyk+a+Z8eVqnoDxE/QHZVfJq9ru1nkBWO4mH7cAUviwaY7WxARb/7PiqiiHpt8dAGrNz xTdvNxve4nAq9UE2r0GIuhJPOZYrC3xjMuSfw7iqWuUhL2vbyQGj8+Zufk0IIg4CTXCt/c B1/ab2fbTZBCl1ReXrkAi+pz7F11XsReMBD4bBq3F3JVCsszmRBbim0A7+3miEYwI+OBV+ SV1IIiAxpbIjjsH+WXHUxakTvlTAhWwhniOHBkxTcJEStsXRuPOL9MVGlC0k35KyN71vzU 3QXRVCkjE6ZiUSw0aXShWxkXUQHRig38ydperu5MYTGpitet1sJMGWyNM9vDfg== Received: from SRVEX01-SZ.bfs.intern (10.129.90.31) by SRVEX01-SZ.bfs.intern (10.129.90.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2176.2; Mon, 8 Feb 2021 12:05:01 +0100 Received: from SRVEX01-SZ.bfs.intern ([fe80::7d2d:f9cb:2761:d24a]) by SRVEX01-SZ.bfs.intern ([fe80::7d2d:f9cb:2761:d24a%13]) with mapi id 15.01.2176.002; Mon, 8 Feb 2021 12:05:01 +0100 From: Walter Harms To: =?iso-8859-1?Q?Christian_K=F6nig?= , Colin King , Alex Deucher , "David Airlie" , Daniel Vetter , Huang Rui , Junwei Zhang , "amd-gfx@lists.freedesktop.org" , "dri-devel@lists.freedesktop.org" CC: "kernel-janitors@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: AW: [PATCH] drm/amdgpu: fix potential integer overflow on shift of a int Thread-Topic: [PATCH] drm/amdgpu: fix potential integer overflow on shift of a int Thread-Index: AQHW/aZibC6c7NmnTEaIp1k5r3gR16pN6nEAgAAuR34= Date: Mon, 8 Feb 2021 11:05:01 +0000 Message-ID: <3aed86cfb8014badbcbc4ee9f007976d@bfs.de> References: <20210207230751.8576-1-colin.king@canonical.com>, In-Reply-To: Accept-Language: de-DE, en-US Content-Language: de-DE X-MS-Has-Attach: X-MS-TNEF-Correlator: x-originating-ip: [10.137.16.39] x-tm-as-product-ver: SMEX-14.0.0.3080-8.6.1012-25960.007 x-tm-as-result: No-10--6.720600-5.000000 x-tmase-matchedrid: lfH7Ftdh6lTRubRCcrbc5grcxrzwsv5u3dCmvEa6IiHgYNP0+4v1nuhN 0jwIx2vHzn+cUF7VynIdD9u7d6Y7FKN1pQF++HP3XFf6l1YcdowBDya2JbH/+rZ52dbbIRC11t2 9KLWKRj6byHEAgTCz2nD4B0GOmh08ipQL3tF+LWYoSebb2328i4Y+RHPfLBFEZRL+gCLSlhcTw7 jCStQ0rnghiIvM4QIVF5qQsg8KVCCZQ6EsnBvpj3YZxYoZm58FnyQFaVgMM2AiB3Nk/d/KP6xIj SYfsSaZpsX84hgxtppmaTFBWBkYZHYRnQp9B8yrhVNduS+1i+96i696PjRPiFjBUeMsjed6lcHM CyWAI7MGOdbFG3K/Wb1Odlcux5HWv1l2Uvx6idpWdFebWIc3VsRB0bsfrpPIcSqbxBgG0w72wx8 FaxvvRiPj7iuobbW2LdXivd77fLD2Oot69ouQubHgvpw09rhJzph8hz1Y0dXA51S6Y1zM1eO4aG TUmfUKhw0KiQrko1bn97Tpk1RUclMrCGEFu0pWavaGrHEVCAms7r0bSXKIZA== x-tm-as-user-approved-sender: No x-tm-as-user-blocked-sender: No x-tmase-result: 10--6.720600-5.000000 x-tmase-version: SMEX-14.0.0.3080-8.6.1012-25960.007 x-tm-snts-smtp: 92B2D6A4070B1EEB7945842EE8C97399B33CFA6A7FB59C2DB058153D8A2724F32000:9 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-Spam-Status: No, score=0.00 X-Spamd-Result: default: False [0.00 / 7.00]; ARC_NA(0.00)[]; TO_DN_EQ_ADDR_SOME(0.00)[]; HAS_XOIP(0.00)[]; FROM_HAS_DN(0.00)[]; TO_DN_SOME(0.00)[]; TO_MATCH_ENVRCPT_ALL(0.00)[]; MIME_GOOD(-0.10)[text/plain]; BAYES_SPAM(0.00)[16.99%]; DKIM_SIGNED(0.00)[bfs.de:s=dkim201901]; RCPT_COUNT_SEVEN(0.00)[11]; RCVD_NO_TLS_LAST(0.10)[]; FROM_EQ_ENVFROM(0.00)[]; MIME_TRACE(0.00)[0:+]; RCVD_COUNT_TWO(0.00)[2]; MID_RHS_MATCH_FROM(0.00)[] Authentication-Results: mx01-muc.bfs.de; none Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org i am curious: what is the win to have a unsigned 64 bit integer in the first place ? re, wh ________________________________________ Von: Christian K=F6nig Gesendet: Montag, 8. Februar 2021 10:17:42 An: Colin King; Alex Deucher; David Airlie; Daniel Vetter; Huang Rui; Junwe= i Zhang; amd-gfx@lists.freedesktop.org; dri-devel@lists.freedesktop.org Cc: kernel-janitors@vger.kernel.org; linux-kernel@vger.kernel.org Betreff: Re: [PATCH] drm/amdgpu: fix potential integer overflow on shift of= a int Am 08.02.21 um 00:07 schrieb Colin King: > From: Colin Ian King > > The left shift of int 32 bit integer constant 1 is evaluated using 32 > bit arithmetic and then assigned to an unsigned 64 bit integer. In the > case where *frag is 32 or more this can lead to an oveflow. Avoid this > by shifting 1ULL. Well that can't happen. Take a look at the code in that function: > max_frag =3D 31; ... > if (*frag >=3D max_frag) { > *frag =3D max_frag; > *frag_end =3D end & ~((1ULL << max_frag) - 1); > } else { > *frag_end =3D start + (1 << *frag); > } But I'm fine with applying the patch if it silences your warning. Regards, Christian. > > Addresses-Coverity: ("Unintentional integer overflow") > Fixes: dfcd99f6273e ("drm/amdgpu: meld together VM fragment and huge page= handling") > Signed-off-by: Colin Ian King > --- > drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c b/drivers/gpu/drm/amd= /amdgpu/amdgpu_vm.c > index 9d19078246c8..53a925600510 100644 > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c > @@ -1412,7 +1412,7 @@ static void amdgpu_vm_fragment(struct amdgpu_vm_upd= ate_params *params, > *frag =3D max_frag; > *frag_end =3D end & ~((1ULL << max_frag) - 1); > } else { > - *frag_end =3D start + (1 << *frag); > + *frag_end =3D start + (1ULL << *frag); > } > } >