Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3949671pxb; Mon, 8 Feb 2021 04:25:06 -0800 (PST) X-Google-Smtp-Source: ABdhPJwvZGzNRZIrXc2wJhjCO5OBi0ezHwSjo6Xi6XBSFk1L4oo1PULsAkILjJwnmUTFHIb+TUjH X-Received: by 2002:a50:d6c1:: with SMTP id l1mr16978691edj.336.1612787106295; Mon, 08 Feb 2021 04:25:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612787106; cv=none; d=google.com; s=arc-20160816; b=z+T2/bQXzfXC/HzUfNYTLtbUez3hnhE5ZblOAPO9OHRm/aLMk4qZcON/UCdXN507xt sAsCJ7A23FVkh4YoOeJZMvMX68YeNvIyEGZCkiLlC75nhRFkBaCkADFyhLUtYnCnRnRp sYzWnvbB/X5HTJ/nXX1+tbNtPnigW5WMKnnCaCkgf4GGcdwyeuphmFdP7uDe3SN97lOt HH4S5PQ8ETzX2sc4013Ima9eofqL4DEOGREf8nZcEXjC09MqWO3OIO9KQG2xtKc6T6OG VLFEnCuK9bPtgF03AtzM2Yms1AcYQKxnEBEu5yBhhjIuBMidTxlvYGruWfHVe99L7LTE ct6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:organization :mime-version:message-id:date:subject:cc:to:from:ironport-sdr :dkim-signature; bh=tOqTCDlUuS2ZEQiijOBSQ+ib4YBcgLarEkaH2+hGr28=; b=a1kW3iK766Xy68QsFEcUpB1doN5woKm+LgOpxZ2yRdjD+cQXLtBwBybyDLXSS80L9i 3z7iWUQy1Cbn78I6NUQoVkVH/dZf8ZHk73bkR7Zh0JTgXIklxE6/lw9e/lSvfJFl0es2 w0yA7rKZv8oMbdzcnGjlXId0/Bhqigc43m6Artb9R/0RxVAjzPWDSnh+UyqSchGhq4L6 ovCa63qetAqHdSKnyKCWhBzAE25CYxAd9Dd9Ldijbcd2LpCftIon1O/Q4mEpPo5036jf 8Csbo/iSgzBDxAT6Nartv7yGj25C6ZhSuKWSpRTVMdStoXY0OEa8vPjRkjv6p+YXaTys aCQg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=Onwn1HUM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id i12si1715947edx.217.2021.02.08.04.24.41; Mon, 08 Feb 2021 04:25:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=Onwn1HUM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232119AbhBHMXb (ORCPT + 99 others); Mon, 8 Feb 2021 07:23:31 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:52752 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233603AbhBHMDU (ORCPT ); Mon, 8 Feb 2021 07:03:20 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1612785800; x=1644321800; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=ktQ5H8JYp5ZgySkZR4VfvzwHO9Mgrs/mBdNMLYeZkxM=; b=Onwn1HUMmBtG8I7HFC5PwElzo8bdtjKjk/bvL0xdL2PHK2Rfxw0NGq0M HU2rm+tLkAPv1I+IxobOJSZEdR5niL1+ZltXMzweG8ktKhfswNkplTdWm /cPKx3WJXmckEiKlV8ttGz9s76Jqh8Pa/Wx1D2NlQce5LhhLXpioHIv3d EasvHXuLIVCImxC0EtNJyXSEpSA3Vtd5D79prEm6qEJ6JwjUeBUspRz3t OYIlKXhGOh4S1SUFTvzY0bj6tu/RXa6pUZXSYFfijzxTvDvGHbOrwLOvN UXpDXDv2wYN+AQJEsCIOKrSn+4Z+/iGLvEaFNttk1OF2+4J8qoZq+VBjE Q==; IronPort-SDR: rb5GGXYKJ5kzLbBo/stIFUeaIMnmsV3zR5j4y77pvHVeAUZvBwQkajr3G6WGASlqK5CiWTM4Qw aSx/gxlnBcnwD5emNbzpDgy9iDfxgOTelfv+qU8J/p/QJcXKCm7ncyPSpD7JialLK7EwAHzkvu IQ4HNNTlwV9fL/nmNvaliYycyGSTZG03dQ6+G7bD1lfay2YFQV9chkW0Az/RDXtl3Hj0l7fEAY RRZ6sLAjBl5Rzhf88TOb1E3qFPklbzFGZJePc02r22Pxhna/FjDbm7ZqVdnpoWAg5nA6qjx0Ku C18= X-IronPort-AV: E=Sophos;i="5.81,161,1610434800"; d="scan'208";a="105816294" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 08 Feb 2021 05:02:04 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Mon, 8 Feb 2021 05:02:04 -0700 Received: from localhost.localdomain (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Mon, 8 Feb 2021 05:02:00 -0700 From: To: Arnd Bergmann , Olof Johansson , , CC: Nicolas Ferre , Linux Kernel list , linux-arm-kernel , Alexandre Belloni , Ludovic Desroches Subject: [GIT PULL] ARM: at91: defconfig for 5.12 #2 Date: Mon, 8 Feb 2021 12:57:53 +0100 Message-ID: <20210208115753.54730-1-nicolas.ferre@microchip.com> X-Mailer: git-send-email 2.30.0 MIME-Version: 1.0 Organization: microchip Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Nicolas Ferre Arnd, Olof, Here is the second batch of defconfig changes for 5.12. Thanks, best regards, Nicolas The following changes since commit 00a1aa475f507454fab82f02c6230c8fb2312a12: ARM: configs: multi_{v5,v7}: remove ATMEL_TCLIB (2021-01-02 14:06:48 +0100) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/at91/linux.git tags/at91-defconfig-5.11-2 for you to fetch changes up to b33f4da7b3efcb7521399d5e18cdd15e60ab34df: ARM: configs: sama5_defconfig: add QSPI driver (2021-02-08 09:55:00 +0100) ---------------------------------------------------------------- AT91 defconfig for 5.12, part 2: - only at91_dt_defconfig and sama5_defconfig modified - update to match current options, unneeded options removed - missing drivers added, some are on-SoC peripherals, some are helpers - modify legacy ATAGS or DT options to match common usage ---------------------------------------------------------------- Claudiu Beznea (1): ARM: configs: at91: enable drivers for sam9x60 Nicolas Ferre (5): ARM: configs: sama5_defconfig: update and remove unneeded options ARM: configs: at91: DT/ATAG defconfig modifications ARM: configs: at91_dt_defconfig: add useful helper options ARM: configs: at91_dt_defconfig: add ov7740 module ARM: configs: sama5_defconfig: add QSPI driver arch/arm/configs/at91_dt_defconfig | 17 ++++++++++++----- arch/arm/configs/sama5_defconfig | 14 ++------------ 2 files changed, 14 insertions(+), 17 deletions(-) -- Nicolas Ferre