Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4201740pxb; Mon, 8 Feb 2021 10:14:59 -0800 (PST) X-Google-Smtp-Source: ABdhPJyMjRqm6/Amy6b2eG9GOgN+3vH5CdrIgG21T4rAwIxDRdXIIuv+SNt3u0LEdDBk35/8PVMb X-Received: by 2002:a17:906:1712:: with SMTP id c18mr18457060eje.417.1612808099405; Mon, 08 Feb 2021 10:14:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612808099; cv=none; d=google.com; s=arc-20160816; b=zzlIH6wFIB538LYLqjynRDE5hzBbpvgRXMbFZpUORcY4lJv4ZunSM8qQqg9KDenSOn 6jHSJjdHoNUey541ty+klJnXAeoQgGCSbH0UAGnlPLwvQPG02DmQSSEwL3bd0lo6TBRD JBCUsIht5s4eZdmrFnUWL8Pn0FjhJ88WVQUrwP8T5nIvz2PoO0Zh5wWeIEyH++c/GaiT DQnQO0o1dvO3NM3cxmT4OypLv1cXUSKWV0GVvGr42NbtaIqwXkrhTftq32B2+ciajc8U PH00k7ZTffXPt0KA7lpKAQATd+sgNV9/UQUjZdlwCitzIxhrujC14+5/YCxOHPpYv30t ZtfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=wjn5ygBCj2HAyqCPWv6I10N24rst+bPLwVksNUarVbY=; b=uBqoRkqLXlgzpnnZE69ToVPfr4u48T/UX6BYZV8a6LaB795pPz3DbX/nvIDqHa9K9n fuJ3rdQHSYUvMScaC2ty1hFXzd/x4D2wpeeMDDSWgkQoVfx9dCXhtJSRwgkSxlSJn5PX Uec/IJ+6W4iXAAtzv/VY3EaNpSYqAZUJ/Nq3ozcp5qhNkJEu1OXUVIa2vaoLOhHZrWcK KuKu4JnvZz+CNa1pZY+o3kz8UBmzATFwANKJMJFzsIiKyOv0HJTlunARl08+QjKOcoHd YaqIKIuM1qb4mqSS4FD1O2M0uRZxPB6TgqV7TEPEJWyy0m/18t2DcxhN4kf5Cz6sb+lH 4QZg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z13si11625758edc.537.2021.02.08.10.14.35; Mon, 08 Feb 2021 10:14:59 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235557AbhBHSNV (ORCPT + 99 others); Mon, 8 Feb 2021 13:13:21 -0500 Received: from mga14.intel.com ([192.55.52.115]:62811 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229608AbhBHPkx (ORCPT ); Mon, 8 Feb 2021 10:40:53 -0500 IronPort-SDR: rsI4IkAZuAM+S1kZszEmbeN3giTRMkAZ275AF40FSfD3Ptch5q8jAAdqL2R3Ue3zCyh3I1GS/y DxnGhae5FLLg== X-IronPort-AV: E=McAfee;i="6000,8403,9889"; a="180951972" X-IronPort-AV: E=Sophos;i="5.81,162,1610438400"; d="scan'208";a="180951972" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Feb 2021 07:30:20 -0800 IronPort-SDR: WKEAcJUz+WeLK6q3wDPFY0P4TajYNsZZrLwH7w88cuUfY1dUzciXdJfQuglvIrxvQMQGcM8gIB kZfZoxbz6dVQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.81,162,1610438400"; d="scan'208";a="358820691" Received: from otc-lr-04.jf.intel.com ([10.54.39.41]) by orsmga003.jf.intel.com with ESMTP; 08 Feb 2021 07:30:18 -0800 From: kan.liang@linux.intel.com To: peterz@infradead.org, acme@kernel.org, mingo@kernel.org, linux-kernel@vger.kernel.org Cc: tglx@linutronix.de, bp@alien8.de, namhyung@kernel.org, jolsa@redhat.com, ak@linux.intel.com, yao.jin@linux.intel.com, alexander.shishkin@linux.intel.com, adrian.hunter@intel.com, Kan Liang Subject: [PATCH 17/49] perf/x86: Add structures for the attributes of Hybrid PMUs Date: Mon, 8 Feb 2021 07:25:14 -0800 Message-Id: <1612797946-18784-18-git-send-email-kan.liang@linux.intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1612797946-18784-1-git-send-email-kan.liang@linux.intel.com> References: <1612797946-18784-1-git-send-email-kan.liang@linux.intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kan Liang Hybrid PMUs have different events and formats. In theory, Hybrid PMU specific attributes should be maintained in the dedicated struct x86_hybrid_pmu, but it wastes space because the events and formats are similar among Hybrid PMUs. To reduce duplication, all hybrid PMUs will share a group of attributes in the following patch. To distinguish an attribute from different Hybrid PMUs, a PMU aware attribute structure is introduced. A PMU type is required for the attribute structure. The type is internal usage. It is not visible in the sysfs API. Hybrid PMUs may support the same event name, but with different event encoding, e.g., the mem-loads event on an Atom PMU has different event encoding from a Core PMU. It brings issue if two attributes are created for them. Current sysfs_update_group finds an attribute by searching the attr name (aka event name). If two attributes have the same event name, the first attribute will be replaced. To address the issue, only one attribute is created for the event. The event_str is extended and stores event encodings from all Hybrid PMUs. Each event encoding is divided by ";". The order of the event encodings must follow the order of the hybrid PMU index. The event_str is internal usage as well. When a user wants to show the attribute of a Hybrid PMU, only the corresponding part of the string is displayed. Reviewed-by: Andi Kleen Signed-off-by: Kan Liang --- arch/x86/events/core.c | 43 +++++++++++++++++++++++++++++++++++++++++++ arch/x86/events/perf_event.h | 19 +++++++++++++++++++ include/linux/perf_event.h | 12 ++++++++++++ 3 files changed, 74 insertions(+) diff --git a/arch/x86/events/core.c b/arch/x86/events/core.c index 44ad8dc..4d9dd83c 100644 --- a/arch/x86/events/core.c +++ b/arch/x86/events/core.c @@ -1855,6 +1855,49 @@ ssize_t events_ht_sysfs_show(struct device *dev, struct device_attribute *attr, pmu_attr->event_str_noht); } +ssize_t events_hybrid_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *page) +{ + struct perf_pmu_events_hybrid_attr *pmu_attr = + container_of(attr, struct perf_pmu_events_hybrid_attr, attr); + struct x86_hybrid_pmu *pmu; + const char *str, *next_str; + int i; + + if (hweight64(pmu_attr->pmu_type) == 1) + return sprintf(page, "%s", pmu_attr->event_str); + + /* + * Hybrid PMUs may support the same event name, but with different + * event encoding, e.g., the mem-loads event on an Atom PMU has + * different event encoding from a Core PMU. + * + * The event_str includes all event encodings. Each event encoding + * is divided by ";". The order of the event encodings must follow + * the order of the hybrid PMU index. + */ + pmu = container_of(dev_get_drvdata(dev), struct x86_hybrid_pmu, pmu); + + str = pmu_attr->event_str; + for (i = 0; i < X86_HYBRID_PMU_MAX_INDEX; i++) { + if (!(x86_pmu.hybrid_pmu[i].cpu_type & pmu_attr->pmu_type)) + continue; + if (x86_pmu.hybrid_pmu[i].cpu_type & pmu->cpu_type) { + next_str = strchr(str, ';'); + if (next_str) + return snprintf(page, next_str - str + 1, "%s", str); + else + return sprintf(page, "%s", str); + } + str = strchr(str, ';'); + str++; + } + + return 0; +} +EXPORT_SYMBOL_GPL(events_hybrid_sysfs_show); + EVENT_ATTR(cpu-cycles, CPU_CYCLES ); EVENT_ATTR(instructions, INSTRUCTIONS ); EVENT_ATTR(cache-references, CACHE_REFERENCES ); diff --git a/arch/x86/events/perf_event.h b/arch/x86/events/perf_event.h index 740ba48..84d629d 100644 --- a/arch/x86/events/perf_event.h +++ b/arch/x86/events/perf_event.h @@ -989,6 +989,22 @@ static struct perf_pmu_events_ht_attr event_attr_##v = { \ .event_str_ht = ht, \ } +#define EVENT_ATTR_STR_HYBRID(_name, v, str, _pmu) \ +static struct perf_pmu_events_hybrid_attr event_attr_##v = { \ + .attr = __ATTR(_name, 0444, events_hybrid_sysfs_show, NULL),\ + .id = 0, \ + .event_str = str, \ + .pmu_type = _pmu, \ +} + +#define FORMAT_HYBRID_PTR(_id) (&format_attr_hybrid_##_id.attr.attr) + +#define FORMAT_ATTR_HYBRID(_name, _pmu) \ +static struct perf_pmu_format_hybrid_attr format_attr_hybrid_##_name = {\ + .attr = __ATTR_RO(_name), \ + .pmu_type = _pmu, \ +} + struct pmu *x86_get_pmu(void); extern struct x86_pmu x86_pmu __read_mostly; @@ -1156,6 +1172,9 @@ ssize_t events_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); ssize_t events_ht_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); +ssize_t events_hybrid_sysfs_show(struct device *dev, + struct device_attribute *attr, + char *page); static inline bool fixed_counter_disabled(int i, struct cpu_hw_events *cpuc) { diff --git a/include/linux/perf_event.h b/include/linux/perf_event.h index fab42cf..21ab3f5 100644 --- a/include/linux/perf_event.h +++ b/include/linux/perf_event.h @@ -1546,6 +1546,18 @@ struct perf_pmu_events_ht_attr { const char *event_str_noht; }; +struct perf_pmu_events_hybrid_attr { + struct device_attribute attr; + u64 id; + const char *event_str; + u64 pmu_type; +}; + +struct perf_pmu_format_hybrid_attr { + struct device_attribute attr; + u64 pmu_type; +}; + ssize_t perf_event_sysfs_show(struct device *dev, struct device_attribute *attr, char *page); -- 2.7.4