Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4273742pxb; Mon, 8 Feb 2021 12:07:55 -0800 (PST) X-Google-Smtp-Source: ABdhPJx7D5O6Dy8d6vNhYD77VSigdMYqwIsNdyyZVlmD0q+YQTLK1jh/LXBv/EDorjRbuMNvYgWe X-Received: by 2002:aa7:d5c1:: with SMTP id d1mr18654051eds.359.1612814875083; Mon, 08 Feb 2021 12:07:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612814875; cv=none; d=google.com; s=arc-20160816; b=se7CzHtwENnqF6E6cZ5d72ajftu+rhxPe7DUcYOwKZ4el+6y4mlJGM1psli7qkliKe AHjJyiyqNNqQqAnYHY4YhrSSzuQM13A2SUmiPUkzeeLG1nsrz2WQ/8vzyIiowB+Xr22x AYw67cvsA7MP/goflPUELSM4G1/3NlP7V0YYW8FNq9Cqxib6ovl59vZaSVJ1xztnbNxv s3FmTB7vlnVf0U8TDfof4W4s2lr2KdxuCEDbIECbPwU6EfQqxrkZzUSs7aed6yq09Vzk RmnhFlJ763A8V8My12Px6/W/930mttPMrjtZCBUXA8s7NX9E/YUBpOugXbBGO0g7kcdC W5og== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=9zRqnKotemQIlYkYjhK/E4a+qqM6lIOPn69n16fDYNg=; b=z4KAVkmhZGYN0vgkdW9BUDYnmICZjuCbz2SQmDngRXmVIa0GN6iIFyZEl3/1T12RX/ +oMBt/VT48urBX+kaUNYgMrPsXvL2LC032QGCXPY2fOZBSPPPnlGLxF6kvuHzTx97lhq SSgNmMHmFNCaKP+odz/2/g3APm/shGomXN4ryshm768+UCfAnLcb/W9C4ShkzM3QYZ9t k3QNx0WTu0WLeqmi1B7/NskzpcSSibY/kBspZt+ZTWIrhcto+8mhxnqs077jvG1SRyxu pwRydy713G/H5etqW0QY5Vv0EnvauRc3fmta6zLjgw+RtyyulbutaItJa9M8NJnEgxF2 kIZw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iQ9gOSuG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q16si12003041edc.229.2021.02.08.12.07.27; Mon, 08 Feb 2021 12:07:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iQ9gOSuG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234072AbhBHUDv (ORCPT + 99 others); Mon, 8 Feb 2021 15:03:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36434 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235583AbhBHSWC (ORCPT ); Mon, 8 Feb 2021 13:22:02 -0500 Received: from mail-pj1-x102a.google.com (mail-pj1-x102a.google.com [IPv6:2607:f8b0:4864:20::102a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8A647C061794 for ; Mon, 8 Feb 2021 10:20:03 -0800 (PST) Received: by mail-pj1-x102a.google.com with SMTP id cv23so26740pjb.5 for ; Mon, 08 Feb 2021 10:20:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=9zRqnKotemQIlYkYjhK/E4a+qqM6lIOPn69n16fDYNg=; b=iQ9gOSuGIorCBxq5QjWrJ4m/CGdpR6udlj4xdEXLeUZKY2j8DkwDzrVmhJe6WFXqfE HMZLfrhOP5Qw0mx1ysB/Qnet3crW13tSpr3miFEaNzqU8b2V/RelL3qWEn0fdWBfJbs7 VEMA1YLfeL6TR603KlvQg7QiJ6c4WckTAx2/0Nhe35pn8Ak5CEPNsYjtoYGYxT8Lmyx7 6iGlJzOxj8Z4sGNMID4NIndFFSQOZW5GLC9JpmpMrck744/uZTkknwCbpamB8D2/lJVD eBt81hSB+5gIsSKbYVBA0PiQ5fid1RV0riYShwDd+3wY/XqmRPKdHWhZ2I6SJ8mhgbFq rYjg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=9zRqnKotemQIlYkYjhK/E4a+qqM6lIOPn69n16fDYNg=; b=OT6ygNG+XUqr4qbazBkA76+7aXI4id9ZpEmKeac5Yh5BCVysmh8c9bX8+MYOczaXb1 Get0hIdhA3HwOxAs5ADgT9ek85ImXChZ+0SY2GwjkOvj3CB3iJ3/5ZC7uua2dC/hY9DM mxrj51fKXBF5y5dNu444BrTvV9tiw9yb2v1XD4iW4/F5Js99UIRW3E6gPrQd8C4gRq2b dthdTche0Yv8JebJ847WhkwvBLpBlDhWvbb5/V8xo8JPaYVkjRhp59v2zRNFATaGYcw2 y3xeZ8SUie0pUrzWXyL0YTWmv5hiL2Qvj+mhCI+VfGpQMF76BxU9zuBcK+1PglvVpbhP 1abA== X-Gm-Message-State: AOAM530cb9aT+VnYnGOyGqxHAbgs/SFxqPrEzbqrGJDYcphA65KJBrOM YnDlUNz1bndp0XS6VhhVFyAtJsyQ/BdW X-Received: by 2002:a17:90a:c702:: with SMTP id o2mr45232pjt.7.1612808402901; Mon, 08 Feb 2021 10:20:02 -0800 (PST) Received: from thinkpad ([2409:4072:511:b09b:7889:3d00:547a:9980]) by smtp.gmail.com with ESMTPSA id w5sm14883217pfb.11.2021.02.08.10.19.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Feb 2021 10:20:02 -0800 (PST) Date: Mon, 8 Feb 2021 23:49:54 +0530 From: Manivannan Sadhasivam To: Stephen Boyd Cc: jassisinghbrar@gmail.com, mturquette@baylibre.com, robh+dt@kernel.org, viresh.kumar@linaro.org, ulf.hansson@linaro.org, bjorn.andersson@linaro.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH v3 0/5] Add APCS support for SDX55 Message-ID: <20210208181954.GA276254@thinkpad> References: <20210118041156.50016-1-manivannan.sadhasivam@linaro.org> <161280637168.76967.9168707371952675235@swboyd.mtv.corp.google.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <161280637168.76967.9168707371952675235@swboyd.mtv.corp.google.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 08, 2021 at 09:46:11AM -0800, Stephen Boyd wrote: > Quoting Manivannan Sadhasivam (2021-01-17 20:11:51) > > Changes in v2: > > > > * Modified the max_register value as per the SDX55 IPC offset in mailbox > > driver. > > > > Manivannan Sadhasivam (5): > > dt-bindings: mailbox: Add binding for SDX55 APCS > > mailbox: qcom: Add support for SDX55 APCS IPC > > I think I can apply the clk patches to clk tree without the mailbox > patches, right? > Yes, you can. Thanks for applying! Jassi: Can you please look into the mailbox patches? Regards, Mani > > dt-bindings: clock: Add Qualcomm A7 PLL binding > > clk: qcom: Add A7 PLL support > > clk: qcom: Add SDX55 APCS clock controller support > >