Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp4284856pxb; Mon, 8 Feb 2021 12:25:02 -0800 (PST) X-Google-Smtp-Source: ABdhPJwHmtU+rItOdDts8XlOp1cxtLlw33YdcU8pP75Gx1A/jQ1RR0CWskrNZWrzjgVSMZ4OXeQ4 X-Received: by 2002:a17:906:2f07:: with SMTP id v7mr18645817eji.343.1612815902518; Mon, 08 Feb 2021 12:25:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612815902; cv=none; d=google.com; s=arc-20160816; b=c5ipu8lOA1o7QEkIREp3+WLi4NBJiAmHbvcR6/rlRh9Uov5YxXFhpdHBOH50MIaRpB TfUuTppb7HsPqqrN3Ssn1qpyU1rZlkKfUT82TQtGXS6RkmpU1xgCboX713kMlmlqoDny IgtOesOv+Q9VV2Io6r2gHyYBiB3dSq5qqcz7STKAN92EDi7oIkCOHLiAFqGCG4arUI91 L6RdD0Fp02ajUGtljW9h4rOEmA6nOTpf/0q7bgZzNm/q75DeSKxFCxd+kPdGzBzHe3Ae /coMfYt5QOzMPABZlfV7Tz1pIowfT/h6fTJ0jtjhpb2bwR/doBJFnVqapvA1epI1Hbpg UHag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=fuQZWQZnFShJJbZZvXm6YS5p4bxCxSotGow3yUb4zr0=; b=YWFKNVWR/6Ight4nanxS+KBppVZjCsXbzPeVfLuRCNbXWfBJnRJSXxaZXIWqfxvhup DzKycCnQYIJWLzgxC7XsG9XW2V7AxSpTZeKBrIV8JrvStakG6kBYirrVr/f7dVR4rtnY TQDmAbfAZyoRKGiXMok/blx/Dx3VwbRQh0qRfn9CNbaM9M0VzwM1ztZHgGLOZAbU0a2P +08mWRMNOaRNqAcQ93JIFLU0YUbehy6emVU/8f9e0jl4HKcBKckMA1zVJTQ0mK2vbzDc Dg3cYaz34ct3KuwUQe8pKMwah/f62lx0cVbZ7yvhwZUIL+pzttiqpG6LE7pJe8ngPyGO cKXQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c24si14139173edt.302.2021.02.08.12.24.39; Mon, 08 Feb 2021 12:25:02 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235391AbhBHUV6 (ORCPT + 99 others); Mon, 8 Feb 2021 15:21:58 -0500 Received: from foss.arm.com ([217.140.110.172]:40446 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235940AbhBHS52 (ORCPT ); Mon, 8 Feb 2021 13:57:28 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id A471D1042; Mon, 8 Feb 2021 10:56:42 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id DCE713F73D; Mon, 8 Feb 2021 10:56:40 -0800 (PST) Date: Mon, 8 Feb 2021 18:56:35 +0000 From: Lorenzo Pieralisi To: Vincenzo Frascino Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kasan-dev@googlegroups.com, Andrew Morton , Catalin Marinas , Will Deacon , Dmitry Vyukov , Andrey Ryabinin , Alexander Potapenko , Marco Elver , Evgenii Stepanov , Branislav Rankov , Andrey Konovalov Subject: Re: [PATCH v12 6/7] arm64: mte: Save/Restore TFSR_EL1 during suspend Message-ID: <20210208185635.GA13187@e121166-lin.cambridge.arm.com> References: <20210208165617.9977-1-vincenzo.frascino@arm.com> <20210208165617.9977-7-vincenzo.frascino@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210208165617.9977-7-vincenzo.frascino@arm.com> User-Agent: Mutt/1.9.4 (2018-02-28) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 08, 2021 at 04:56:16PM +0000, Vincenzo Frascino wrote: > When MTE async mode is enabled TFSR_EL1 contains the accumulative > asynchronous tag check faults for EL1 and EL0. > > During the suspend/resume operations the firmware might perform some > operations that could change the state of the register resulting in > a spurious tag check fault report. > > Save/restore the state of the TFSR_EL1 register during the > suspend/resume operations to prevent this to happen. > > Cc: Catalin Marinas > Cc: Will Deacon > Cc: Lorenzo Pieralisi > Signed-off-by: Vincenzo Frascino > --- > arch/arm64/include/asm/mte.h | 4 ++++ > arch/arm64/kernel/mte.c | 22 ++++++++++++++++++++++ > arch/arm64/kernel/suspend.c | 3 +++ > 3 files changed, 29 insertions(+) > > diff --git a/arch/arm64/include/asm/mte.h b/arch/arm64/include/asm/mte.h > index 237bb2f7309d..2d79bcaaeb30 100644 > --- a/arch/arm64/include/asm/mte.h > +++ b/arch/arm64/include/asm/mte.h > @@ -43,6 +43,7 @@ void mte_sync_tags(pte_t *ptep, pte_t pte); > void mte_copy_page_tags(void *kto, const void *kfrom); > void flush_mte_state(void); > void mte_thread_switch(struct task_struct *next); > +void mte_suspend_enter(void); > void mte_suspend_exit(void); > long set_mte_ctrl(struct task_struct *task, unsigned long arg); > long get_mte_ctrl(struct task_struct *task); > @@ -68,6 +69,9 @@ static inline void flush_mte_state(void) > static inline void mte_thread_switch(struct task_struct *next) > { > } > +static inline void mte_suspend_enter(void) > +{ > +} > static inline void mte_suspend_exit(void) > { > } > diff --git a/arch/arm64/kernel/mte.c b/arch/arm64/kernel/mte.c > index 3332aabda466..5c440967721b 100644 > --- a/arch/arm64/kernel/mte.c > +++ b/arch/arm64/kernel/mte.c > @@ -25,6 +25,7 @@ > > u64 gcr_kernel_excl __ro_after_init; > > +static u64 mte_suspend_tfsr_el1; IIUC you need this per-CPU (core loses context on suspend-to-RAM but also CPUidle, S2R is single threaded but CPUidle runs on every core idle thread). Unless you sync/report it on enter/exit (please note: I am not familiar with MTE so it is just a, perhaps silly, suggestion to avoid saving/restoring it). Lorenzo > static bool report_fault_once = true; > > /* Whether the MTE asynchronous mode is enabled. */ > @@ -295,12 +296,33 @@ void mte_thread_switch(struct task_struct *next) > mte_check_tfsr_el1(); > } > > +void mte_suspend_enter(void) > +{ > + if (!system_supports_mte()) > + return; > + > + /* > + * The barriers are required to guarantee that the indirect writes > + * to TFSR_EL1 are synchronized before we save the state. > + */ > + dsb(nsh); > + isb(); > + > + /* Save SYS_TFSR_EL1 before suspend entry */ > + mte_suspend_tfsr_el1 = read_sysreg_s(SYS_TFSR_EL1); > +} > + > void mte_suspend_exit(void) > { > if (!system_supports_mte()) > return; > > update_gcr_el1_excl(gcr_kernel_excl); > + > + /* Resume SYS_TFSR_EL1 after suspend exit */ > + write_sysreg_s(mte_suspend_tfsr_el1, SYS_TFSR_EL1); > + > + mte_check_tfsr_el1(); > } > > long set_mte_ctrl(struct task_struct *task, unsigned long arg) > diff --git a/arch/arm64/kernel/suspend.c b/arch/arm64/kernel/suspend.c > index a67b37a7a47e..16caa9b32dae 100644 > --- a/arch/arm64/kernel/suspend.c > +++ b/arch/arm64/kernel/suspend.c > @@ -91,6 +91,9 @@ int cpu_suspend(unsigned long arg, int (*fn)(unsigned long)) > unsigned long flags; > struct sleep_stack_data state; > > + /* Report any MTE async fault before going to suspend. */ > + mte_suspend_enter(); > + > /* > * From this point debug exceptions are disabled to prevent > * updates to mdscr register (saved and restored along with > -- > 2.30.0 >