Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp316976pxb; Tue, 9 Feb 2021 00:45:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJzLKFWqrsEIs8yzQgezi+0VkXeOFgDUAB/YIXkjXXL+AhLe52QeHQ0DS7pZXlvpPWstV6La X-Received: by 2002:a17:906:82c9:: with SMTP id a9mr21071482ejy.547.1612860303179; Tue, 09 Feb 2021 00:45:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612860303; cv=none; d=google.com; s=arc-20160816; b=KhlAX1lvKEkQyMv7Hd+pJ7ABRj1dp1MXdYXNn5CvEa3V8LsxfcLHC2P4QFGSJ43be/ zQGqMVj8QUzqNJrW4WqAgYf/FSG/0f15XQtqPAuT73+fmhuMFAkI+nlY8+Yr097gofCc MpAg1pLM/yOdyFGd+lRc1938khIM7yHFfM/7De8OAsvB3bmDFqCj51R+mISr6bnsIa9l xq4/xX4YrAziJUg38NiIds3MiHov2ZIHZvQbbVkodhKYwG1hJr8nvCEbMOfLJPGXUIjr K5vqltEgqrf/q+3sppqBYE83fw9IynH7Q/Bei1oeGV+mevh4IameCuVIqH9cN3k2MKRM rJLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=RBZH28AihrXWJ0czsh9x/Sr5BV4yon92OXbl1WE+hOA=; b=SI1PwxwKW/P14tK+9S/3/XoLN5RHzddovKOHSO2HqPMd6PG8nAMnftsXZwR7VikgiB TmKodMwrLWLeBgLx+YXxdlDzAnXcOVL4VWF8JsRMiiaBsok6YlWDV0p3GL4znG4Kp9Cj ScMa0RqJNVDtHNYRR5o3LKxgrYL3BsuFX27iKrUZKOqqF3jxuLW6uFeXGcEZt1p5vcZJ Ady0ZkJ/qKo+CbyFGBwvBvAF93AOuTDoyeb5i7FbPq9fCjF1ByevJfeiHLsTYvZ/tiYI 7sn/wMl2a/VrCrqAdzRxjpCDkY5rlIp25F6AGCc1UTmAS48DZ6bzLClLe+CUAc7SGqO7 dzmw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=KKt1buR7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y25si14058769edm.396.2021.02.09.00.44.39; Tue, 09 Feb 2021 00:45:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=KKt1buR7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229992AbhBIInw (ORCPT + 99 others); Tue, 9 Feb 2021 03:43:52 -0500 Received: from mx0a-0016f401.pphosted.com ([67.231.148.174]:7430 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S229690AbhBIInr (ORCPT ); Tue, 9 Feb 2021 03:43:47 -0500 Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 1198afpp003954; Tue, 9 Feb 2021 00:42:45 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=pfpt0220; bh=RBZH28AihrXWJ0czsh9x/Sr5BV4yon92OXbl1WE+hOA=; b=KKt1buR7m9FyfKosk82NAEdPD3UhRDhXg/Kif9tWVDEoIcUCnMWypea/Ov/z1nl7yggY AXf7dORFHkx+CcWr3iJLcrxORzhDRZQbUcpaYKyFKjZks4GSjremZS7cHCxrpPcKYXVp VZ57C++fkrR5QCFm5GS4nq5G6MtMqfd1VmHP0Ck6lK/7I5doiJI8TmyjkhMBxVXEFe+B ywChlvR64BuwG7jKc7z9w2Sg+SQBvtYdowI6R5t38zCEReJnZqP8IUBP9xMI7xJCVE9E 0tpx9/fzhVMIisdp4557fGCDch/8HG3dzmtTrTtZDv1VJ7JphVFO+zQyBZxdWC4Y48XH IA== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com with ESMTP id 36hsbrfspc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Tue, 09 Feb 2021 00:42:45 -0800 Received: from SC-EXCH02.marvell.com (10.93.176.82) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Feb 2021 00:42:43 -0800 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by SC-EXCH02.marvell.com (10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Feb 2021 00:42:43 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 9 Feb 2021 00:42:43 -0800 Received: from stefan-pc.marvell.com (stefan-pc.marvell.com [10.5.25.21]) by maili.marvell.com (Postfix) with ESMTP id 255953F703F; Tue, 9 Feb 2021 00:42:38 -0800 (PST) From: To: CC: , , , , , , , , , , , , , , , , Subject: [PATCH v11 net-next 00/15] net: mvpp2: Add TX Flow Control support Date: Tue, 9 Feb 2021 10:42:16 +0200 Message-ID: <1612860151-12275-1-git-send-email-stefanc@marvell.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.369,18.0.737 definitions=2021-02-09_02:2021-02-09,2021-02-09 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Stefan Chulski Armada hardware has a pause generation mechanism in GOP (MAC). The GOP generate flow control frames based on an indication programmed in Ports Control 0 Register. There is a bit per port. However assertion of the PortX Pause bits in the ports control 0 register only sends a one time pause. To complement the function the GOP has a mechanism to periodically send pause control messages based on periodic counters. This mechanism ensures that the pause is effective as long as the Appropriate PortX Pause is asserted. Problem is that Packet Processor that actually can drop packets due to lack of resources not connected to the GOP flow control generation mechanism. To solve this issue Armada has firmware running on CM3 CPU dedicated for Flow Control support. Firmware monitors Packet Processor resources and asserts XON/XOFF by writing to Ports Control 0 Register. MSS shared SRAM memory used to communicate between CM3 firmware and PP2 driver. During init PP2 driver informs firmware about used BM pools, RXQs, congestion and depletion thresholds. The pause frames are generated whenever congestion or depletion in resources is detected. The back pressure is stopped when the resource reaches a sufficient level. So the congestion/depletion and sufficient level implement a hysteresis that reduces the XON/XOFF toggle frequency. Packet Processor v23 hardware introduces support for RX FIFO fill level monitor. Patch "add PPv23 version definition" to differ between v23 and v22 hardware. Patch "add TX FC firmware check" verifies that CM3 firmware supports Flow Control monitoring. v10 --> v11 - Improve "net: mvpp2: add CM3 SRAM memory map" comment - Move condition check to 'net: mvpp2: always compare hw-version vs MVPP21' patch v9 --> v10 - Add CM3 SRAM description to PPv2 documentation v8 --> v9 - Replace generic pool allocation with devm_ioremap_resource v7 --> v8 - Reorder "always compare hw-version vs MVPP21" and "add PPv23 version definition" commits - Typo fixes - Remove condition fix from "add RXQ flow control configurations" v6 --> v7 - Reduce patch set from 18 to 15 patches - Documentation change combined into a single patch - RXQ and BM size change combined into a single patch - Ring size change check moved into "add RXQ flow control configurations" commit v5 --> v6 - No change v4 --> v5 - Add missed Signed-off - Fix warnings in patches 3 and 12 - Add revision requirement to warning message - Move mss_spinlock into RXQ flow control configurations patch - Improve FCA RXQ non occupied descriptor threshold commit message v3 --> v4 - Remove RFC tag v2 --> v3 - Remove inline functions - Add PPv2.3 description into marvell-pp2.txt - Improve mvpp2_interrupts_mask/unmask procedure - Improve FC enable/disable procedure - Add priv->sram_pool check - Remove gen_pool_destroy call - Reduce Flow Control timer to x100 faster v1 --> v2 - Add memory requirements information - Add EPROBE_DEFER if of_gen_pool_get return NULL - Move Flow control configuration to mvpp2_mac_link_up callback - Add firmware version info with Flow control support Konstantin Porotchkin (1): dts: marvell: add CM3 SRAM memory to cp11x ethernet device tree Stefan Chulski (14): doc: marvell: add CM3 address space and PPv2.3 description net: mvpp2: add CM3 SRAM memory map net: mvpp2: always compare hw-version vs MVPP21 net: mvpp2: add PPv23 version definition net: mvpp2: increase BM pool and RXQ size net: mvpp2: add FCA periodic timer configurations net: mvpp2: add FCA RXQ non occupied descriptor threshold net: mvpp2: enable global flow control net: mvpp2: add RXQ flow control configurations net: mvpp2: add ethtool flow control configuration support net: mvpp2: add BM protection underrun feature support net: mvpp2: add PPv23 RX FIFO flow control net: mvpp2: set 802.3x GoP Flow Control mode net: mvpp2: add TX FC firmware check Documentation/devicetree/bindings/net/marvell-pp2.txt | 6 +- arch/arm64/boot/dts/marvell/armada-cp11x.dtsi | 2 +- drivers/net/ethernet/marvell/mvpp2/mvpp2.h | 124 ++++- drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 526 ++++++++++++++++++-- 4 files changed, 609 insertions(+), 49 deletions(-) -- 1.9.1