Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1165975pxb; Wed, 10 Feb 2021 01:31:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJz7C/CmIeCgSgeeSW9/aewky4WdxmZOjNqF1T2w67xeKExfbAGwH1runP/UnnPtBgIV9p+S X-Received: by 2002:a17:906:d19b:: with SMTP id c27mr2123092ejz.234.1612949476309; Wed, 10 Feb 2021 01:31:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612949476; cv=none; d=google.com; s=arc-20160816; b=kG41bhaNuHwtcbiVZBiLoCbyl9apf54USfNdQuMn/D5cDyc/3j3MWJkNATak7Xwd5Z NiChpdXL47BJarBkWF4lH/17l2UGUH8QQmB6N0dIilZvOa7fheaLqlKoJQZEdbgsANe4 EqQ11nSbA7O05vKinAvV0Va46ROvW7EEkGTwe62n5Zu0ukadv5/wrwi9ts/56UEzRZvx aFkj6AHjhBHILKquLmzy07PhwNNdL9MWcnnZ3qypJtU1Nc/f+QrxFY6GiN+Qan0cmwQw L6tvdhs/wf3SR2fI2t6vdYcbXvGMiosErCPnI6bsqVqPzorJ0EE0Z0PCpLmWOHElvBHu hdsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:dkim-signature; bh=KwSjuBpWnBKxwRSsF/afBtjDUeh9i6Y4HJFao/tKr5M=; b=fZTHGTJj8DSSEV/wLUJKZUTZ1cdkltybAqX9lNZrHu5Q355fMEcBjlCiGrk2By4zW+ 9Jf15NbEPBusGMeFVJOLvqnn8gbLORke3QHhZ0CpD2wFgN6l6zyrLJznByDdmZm8HzpN bi1kevc3SZTPZM6ycZG3O9elRLUyVvLsGXADxntmWRHaEcqhJh5phs3xc9mC/YdO3KPY wxshmm5PZlt98xsFF6DFgWVJB2Ld/4IAs08VFzy1oSXNiwpg52xSQdpByR52/JK2LAn/ Gi2RMH+rbDN82MdbSQwLvHn4tb6LtnY2Xm69/VTTbIejpnOJxZlI1UO2DGcK1fxwYfdB kQiw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=T30hTrQK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f11si1068760edd.393.2021.02.10.01.30.52; Wed, 10 Feb 2021 01:31:16 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=T30hTrQK; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231281AbhBJJ21 (ORCPT + 99 others); Wed, 10 Feb 2021 04:28:27 -0500 Received: from esa.microchip.iphmx.com ([68.232.153.233]:52907 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230034AbhBJJVd (ORCPT ); Wed, 10 Feb 2021 04:21:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1612948894; x=1644484894; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=z0HAeQQB1N9Hh4XYyQGC7tvske53hGh2C8RnoJBWrDU=; b=T30hTrQKV9/rUV0rtvzGlNoRZ9twwuBxqK6MwGthDxrquFHewF5AgmBB Mu6Gy4MQQ2R8bO5d16VG5obUj8FeIixIa8FSsrxMvjxAQb0iA/TxiZlGo mQixiJBREbJBOhg0zb2+FDHH9LW5QTnk/eIOi6EZhckWOnFn2UeX/Cki6 YnDmZ6wlsPf9VysqNkI4kvYL6ptWAh/ZFvnGLT09YZDU/rRPCQ+e/EpT4 H/WOazKMDLdhTT+pdgq1yFh4bE1WCURSbVL6J+MizG50c9GCRu/BuiOdt 9pZYNkVAodFtOJZozlk7o1cgi4mdIsBNr0e7O5kAWkgWH4VPpLOB4hLTZ A==; IronPort-SDR: MEghTVkivKV3Je28ILO+65t/HQnFIig0VW+On8mMHS/ksVqMTTS5baWlsX0q1B/oHcO8KKN0F3 c5Y3Zmh07SBV3l22hIvm88tBIfEVf1d5ukjGQ8lpchH2Fm/DkgjncEqTZuLXeHpPWwFXMfGWBN 3V/9atKpJcIP2DpgJunsbkQ8P4vjcZHALcht9wU45Mglfqxk7p9mj4XTmi12SugmR4uWTo0l0D BxP1+E0YUMch8QZjysxjv+O7+J+RWpOttHgZDIKzFHqTEXLX2hqPLkVxvmmu112ylLA4ApKfU6 zqA= X-IronPort-AV: E=Sophos;i="5.81,167,1610434800"; d="scan'208";a="108681606" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 10 Feb 2021 02:20:05 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 10 Feb 2021 02:20:04 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Wed, 10 Feb 2021 02:20:02 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring CC: Steen Hegelund , Andrew Lunn , Microchip Linux Driver Support , Alexandre Belloni , Gregory Clement , , , Subject: [PATCH v5 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings Date: Wed, 10 Feb 2021 10:19:50 +0100 Message-ID: <20210210091952.2013027-2-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.30.0 In-Reply-To: <20210210091952.2013027-1-steen.hegelund@microchip.com> References: <20210210091952.2013027-1-steen.hegelund@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document the Sparx5 reset device driver bindings The driver uses two IO ranges on sparx5 for access to the reset control and the reset status. Signed-off-by: Steen Hegelund --- .../bindings/reset/microchip,rst.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml new file mode 100644 index 000000000000..80046172c9f8 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Microchip Sparx5 Switch Reset Controller + +maintainers: + - Steen Hegelund + - Lars Povlsen + +description: | + The Microchip Sparx5 Switch provides reset control and implements the following + functions + - One Time Switch Core Reset (Soft Reset) + +properties: + $nodename: + pattern: "^reset-controller@[0-9a-f]+$" + + compatible: + const: microchip,sparx5-switch-reset + + reg: + items: + - description: cpu block registers + - description: global control block registers + + reg-names: + items: + - const: cpu + - const: gcb + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - reg-names + - "#reset-cells" + +additionalProperties: false + +examples: + - | + reset: reset-controller@0 { + compatible = "microchip,sparx5-switch-reset"; + #reset-cells = <1>; + reg = <0x0 0xd0>, + <0x11010000 0x10000>; + reg-names = "cpu", "gcb"; + }; + -- 2.30.0