Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1316676pxb; Wed, 10 Feb 2021 05:50:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJynr+zX/3rNipgsEpINUg3jp/aLaBabLyMHFHD6/lD2kAr38I1KqT1TrLpZvrlUdKpBm8fL X-Received: by 2002:a17:907:7295:: with SMTP id dt21mr3131169ejc.518.1612965005204; Wed, 10 Feb 2021 05:50:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612965005; cv=none; d=google.com; s=arc-20160816; b=PhoLqp42wJY6IVKoj7uQCH1gz8mhggMNmjB6S76sEID3YFBHEA7MCT9L5xVXU0n2M5 IeuhoxulN8qxZKPXI53ma5IVxdAraFD6AbVX+9SmTA4GQTE/6jaGMKpdFm3TuIjsp2lj uVnlii2CU7ypbp7Nkjh4RhXBEXRSdDz1pgKXsGbZ5fPGWDXzbbVUhh35DtR+vIQ15VZd WifM17UVzwQenT3NEkhIWtS7HqZtuEVSEO5g8u0/SBy8TUnRp6eIvu2J/qhl3MAX4iPG cmFVQeDR1M/ROHWjnRtK4BOhPocZHjzMeQSAiKbT+ngznUfsqdFVzsquUqr8xFC8uiez pGPg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:in-reply-to:subject :cc:to:from:user-agent:references:ironport-sdr:dkim-signature; bh=QNX5kAYmvFhoIbjuD/1oOKQVsD2uwk+wNkO+HqXLb1I=; b=vDhGfkdK/2MgWAWgrJoBgP7sjgn2WCUkr8eV3kZ6ddfcnLhcKrQs7QEDlKHCyYVMVs rFuzOWFLZTBrw50ptLICE0NNgnZDfbDM+DqbIELybL8Dl10QDIpgP6cDeP57oxLtiP5A zpQIhXob+IQfTTeBNRUruFf6GviLM8e9qKAlV+RKxLrsovPICWd3RSlra4Vgzq+Z2o1A QX0KC7Vf1SIvF8C1Vi9loGTxsEJHE/LTJLER8j21z+85YuP36CHj4aTxyBlmhg7L/Twi fdpnUYe9gRcoE8VvDIOMohHWfT3cUGEDhvv5P/zwFLfkMrNVMgPaIUCeACkIVFCjSANy wm3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="C/RYe1PG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b19si1496603edd.84.2021.02.10.05.49.40; Wed, 10 Feb 2021 05:50:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b="C/RYe1PG"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230260AbhBJNqy (ORCPT + 99 others); Wed, 10 Feb 2021 08:46:54 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:35175 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229706AbhBJNqx (ORCPT ); Wed, 10 Feb 2021 08:46:53 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1612964811; x=1644500811; h=references:from:to:cc:subject:in-reply-to:date: message-id:mime-version; bh=ZK4J4t3KWKLxryUAQFN/kK0YWfWodwLhG+egShcVgjk=; b=C/RYe1PGyEfQwLoZSoqPrBndsM1OVPO443SHdQEEuCyR/aZHHk4NP2K+ 0nDTRLzRcVAOQ77eUz/GkeZM7BjAulHDBIW6lSMNGXkjR55CLr0wlXS0/ kLDFet54oBP+3CHNv5Mut3j8TIHchi4m0xH5ruvi+pHHPD4VTHLbzop5h k+d7y2HfC9/a5Dyt7FRX3ubjavWN2xU8uuCEM4S6fRB9nf2/PXllhLHtO Ol1hou/9glFxzOPIRRU2FriYsulEwBAIVwsVIiEsFPaBmH6egB4oQiAFv eCYMLDzuGP/DRLJoHEShXLwEFHIasos90rnFov5HO+dozhtD90mj0ri25 Q==; IronPort-SDR: 0YM2d3k1fC5uD+d18/ORVHjsexLnkcU6bWKJubDijtuma1EpLElYgzgyBJqZ6bJseDv/VthiXn guCoa1Eh4gUaz7c/oZrloXPJH8FoS/lrz6wQqXwcHEsfM0ixnXx45amA4hyoL/KGmI1SjJnuAK k/OOWl/mTLMR6v5GXPbVi+RfEF+WeW4giC3X04RJT2i5zkn0uwu6+muiPLKOCYtUdwhKFA7t04 CFv2RCDEu7QJCMZXPdrdg9xmZUaIcA9QR6blI4TdW25E3FIRT5mXlOIwkCzjAB5HIfwrUR20xf LEc= X-IronPort-AV: E=Sophos;i="5.81,168,1610434800"; d="scan'208";a="106116804" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 10 Feb 2021 06:45:35 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 10 Feb 2021 06:45:35 -0700 Received: from soft-dev10.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3 via Frontend Transport; Wed, 10 Feb 2021 06:45:33 -0700 References: <20210210132751.1422386-1-geert+renesas@glider.be> User-agent: mu4e 1.2.0; emacs 26.3 From: Lars Povlsen To: Geert Uytterhoeven CC: Linus Walleij , Lars Povlsen , Steen Hegelund , Alexandre Belloni , , , , , Subject: Re: [PATCH] pinctrl: PINCTRL_MICROCHIP_SGPIO should depend on ARCH_SPARX5 || SOC_VCOREIII In-Reply-To: <20210210132751.1422386-1-geert+renesas@glider.be> Date: Wed, 10 Feb 2021 14:45:31 +0100 Message-ID: <87mtwcujd0.fsf@microchip.com> MIME-Version: 1.0 Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Geert Uytterhoeven writes: > the Microsemi/Microchip Serial GPIO device is present only Microsemi > VCore III and Microchip Sparx5 SoCs. Hence add a dependency on > ARCH_SPARX5 || SOC_VCOREIII, to prevent asking the user about this > driver when configuring a kernel without support for these SoCs. > > Fixes: 7e5ea974e61c8dd0 ("pinctrl: pinctrl-microchip-sgpio: Add pinctrl driver for Microsemi Serial GPIO") > Signed-off-by: Geert Uytterhoeven > --- > drivers/pinctrl/Kconfig | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > > diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig > index 113073d5f89bbf70..3b75b1d7d3d1f1b0 100644 > --- a/drivers/pinctrl/Kconfig > +++ b/drivers/pinctrl/Kconfig > @@ -353,8 +353,8 @@ config PINCTRL_OCELOT > > config PINCTRL_MICROCHIP_SGPIO > bool "Pinctrl driver for Microsemi/Microchip Serial GPIO" > - depends on OF > - depends on HAS_IOMEM > + depends on OF && HAS_IOMEM > + depends on ARCH_SPARX5 || SOC_VCOREIII || COMPILE_TEST > select GPIOLIB > select GPIOLIB_IRQCHIP > select GENERIC_PINCONF Geert, Thank you for your patch. Unfortunately, it makes it impossible to use the driver across PCIe - which is a specifically desired configuration. Could you add CONFIG_PCI to the || chain? Cheers, -- Lars Povlsen, Microchip