Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1343152pxb; Wed, 10 Feb 2021 06:25:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJyMZ4i3CrG7rgflusKCH607A31Ysy8p7eg95qzrSoxhn+M2z89Pzf+NUvpz5YWsq0ALXeWr X-Received: by 2002:a17:906:b19a:: with SMTP id w26mr3168397ejy.296.1612967116585; Wed, 10 Feb 2021 06:25:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612967116; cv=none; d=google.com; s=arc-20160816; b=E+FZNv6xvSaP68zlrxTcflnmDNQ+HDicZ1gW7rn++K4CkNKulvglRqV3slslaSK38h 3+XEneZhMFdSmKy2H+uQCAmsLai21qw/uK71wnEXtViai0196N45fzoA8iaQb3MPrLFS B4uEMJkrOVJy7q7NbuexWDTckabg8xo5MzL46fab1855e7rsC47zIelIcSH2D0qGIhJ9 FMoOvN0xWXiM3wCUU3MMTdH4zMFoSDUF1KhuYARLN37+vsBbAgSAUFK1PhgHc3z2T/PU Jdv27rj8JoVNwOULXUFtk0krVwK6Xn2I403gfDkJA3J1HPwKyJ5WobGjX/t8aXzcemGh ut9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version; bh=QWv25sZTzfQsa6EKZRYZsW4Xzm4uyOUtOgHrp6KoZsw=; b=IpGvtPNSGsGPxnSUq594PoylPDb7Npd4bBxIBf4URWe6gUvemf+VxkqMg1urAuSII+ nDtLJgjGw3bwSGKJI9Kj1Zaj5a5vnp1+dAsFI3Ds2/88EEfUqucIJ0Zd9P9lCyrpVma8 N3sxbcP9OPtqmVrLzvwyst9BQEG8WO/VmJ51ExuGEd+GR+nayh8Vy0sIcBdzVPkqBzqC rxE4MZ3hI061/BhIiaL9izfeHVa5Pj3ns/ssfpwtxS8eHV2+kDBdbXc2hJ778NUNXRgw Eibo9w7lAEl332YREI/GLJ9QUj8ycfJKKy2A3wf5G8UOQq5al9LardcaEx2ObmGtKNp2 Dm6A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k27si1313481eje.568.2021.02.10.06.24.52; Wed, 10 Feb 2021 06:25:16 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230486AbhBJOV5 (ORCPT + 99 others); Wed, 10 Feb 2021 09:21:57 -0500 Received: from mail-ot1-f44.google.com ([209.85.210.44]:39424 "EHLO mail-ot1-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230328AbhBJOV4 (ORCPT ); Wed, 10 Feb 2021 09:21:56 -0500 Received: by mail-ot1-f44.google.com with SMTP id d7so1896961otq.6; Wed, 10 Feb 2021 06:21:40 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=QWv25sZTzfQsa6EKZRYZsW4Xzm4uyOUtOgHrp6KoZsw=; b=ooalySMRcwom6fuadO+5m2/ehhVisTMnZ7MCYkhU/o0EK1rrYcavF4A7ZslOoTt1mC h2bUDTBU1oyak2bNPmVSqNEYFX/gv73znAA6ok6UNFduxCB1Mcay58F55yj6WVr9biTQ 0RiqWaGLmFcpprsgEyl77cQrJcQ+gBwegczNk4BQHxP/29EtJHRUeO4MbKPrZvWZtTFt coSVb82uogkGDY36RKxPCg4y1AnLvm3dsdEj+JklRMdu/LWloYujvygjWY8wfbWuMR1k fAg1okWOCbl4PNNMByzDhgHs3xnXosNJXo+aoiLQFihAaRK/loJbS35x8iugNo2DEwF1 e6Vg== X-Gm-Message-State: AOAM531F5iGzYAbWQrx567osCbuuCwN3zWugqqmPh06Fezv5WjWGG52U TdTKAIXw0ZWsVOedEXYvUq1Z/5rUDDdj4CiS2RI= X-Received: by 2002:a9d:77d6:: with SMTP id w22mr2245205otl.145.1612966875162; Wed, 10 Feb 2021 06:21:15 -0800 (PST) MIME-Version: 1.0 References: <20210210132751.1422386-1-geert+renesas@glider.be> <87mtwcujd0.fsf@microchip.com> <20210210141728.GO351084@piout.net> In-Reply-To: <20210210141728.GO351084@piout.net> From: Geert Uytterhoeven Date: Wed, 10 Feb 2021 15:21:04 +0100 Message-ID: Subject: Re: [PATCH] pinctrl: PINCTRL_MICROCHIP_SGPIO should depend on ARCH_SPARX5 || SOC_VCOREIII To: Alexandre Belloni Cc: Lars Povlsen , Linus Walleij , Steen Hegelund , Microchip Linux Driver Support , "open list:GPIO SUBSYSTEM" , Linux ARM , "open list:BROADCOM NVRAM DRIVER" , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Alexandre, On Wed, Feb 10, 2021 at 3:17 PM Alexandre Belloni wrote: > On 10/02/2021 14:53:01+0100, Geert Uytterhoeven wrote: > > On Wed, Feb 10, 2021 at 2:45 PM Lars Povlsen wrote: > > > Geert Uytterhoeven writes: > > > > the Microsemi/Microchip Serial GPIO device is present only Microsemi > > > > VCore III and Microchip Sparx5 SoCs. Hence add a dependency on > > > > ARCH_SPARX5 || SOC_VCOREIII, to prevent asking the user about this > > > > driver when configuring a kernel without support for these SoCs. > > > > > > > > Fixes: 7e5ea974e61c8dd0 ("pinctrl: pinctrl-microchip-sgpio: Add pinctrl driver for Microsemi Serial GPIO") > > > > Signed-off-by: Geert Uytterhoeven > > > > --- > > > > drivers/pinctrl/Kconfig | 4 ++-- > > > > 1 file changed, 2 insertions(+), 2 deletions(-) > > > > > > > > diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig > > > > index 113073d5f89bbf70..3b75b1d7d3d1f1b0 100644 > > > > --- a/drivers/pinctrl/Kconfig > > > > +++ b/drivers/pinctrl/Kconfig > > > > @@ -353,8 +353,8 @@ config PINCTRL_OCELOT > > > > > > > > config PINCTRL_MICROCHIP_SGPIO > > > > bool "Pinctrl driver for Microsemi/Microchip Serial GPIO" > > > > - depends on OF > > > > - depends on HAS_IOMEM > > > > + depends on OF && HAS_IOMEM > > > > + depends on ARCH_SPARX5 || SOC_VCOREIII || COMPILE_TEST > > > > select GPIOLIB > > > > select GPIOLIB_IRQCHIP > > > > select GENERIC_PINCONF > > > > > > Thank you for your patch. Unfortunately, it makes it impossible to use > > > the driver across PCIe - which is a specifically desired configuration. > > > > > > Could you add CONFIG_PCI to the || chain? > > > > Sure. > > > > Is PCIe the only other transport over which the register can be accessed? > > Or can this also be done over e.g. SPI, like on Ocelot[1]? > > > > [1] https://lore.kernel.org/linux-gpio/20200511145329.GV34497@piout.net/ > > > > Yes, this driver IP is also available on Ocelot (this is SOC_VCOREIII) > so this is also available over SPI. Hence would you consider depends on ARCH_SPARX5 || SOC_VCOREIII || PCI || SPI || COMPILE_TEST acceptable? Or would that be futile, as must systems have PCI and/or SPI enabled anyway? Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds