Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1463329pxb; Wed, 10 Feb 2021 08:53:27 -0800 (PST) X-Google-Smtp-Source: ABdhPJwpXM0Z+FiPFS7zRVUe9nnYsZmB7tX3lYj8omocvguu4td08DYDebHHa1TGSlR3Almu5d09 X-Received: by 2002:a17:906:7d09:: with SMTP id u9mr3698618ejo.380.1612976006757; Wed, 10 Feb 2021 08:53:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612976006; cv=none; d=google.com; s=arc-20160816; b=FRc7kSXQR1PdFySKbdFqoCVEisXFsAafVDk2TSNDeDiD+K6TzOhtm7CrafDdECjAnG VsvQTIgb86C6EtNiPUkaGe7t7NZFJ+hbZuV/NdcLWii3zcXYue3wM0oKse3YpMeMdQi6 7li9K1rFvtrNdAeS2OGEycVBWVDO5earCEoXMDnIue8d1JnbrqqfC/0UWYDTsCZnO9ZA YbbKUMqLi/mTPlC62ckCl+2L0zdHdDTPD46/ytmWq1z6sEpQ/WE1cpk4JmkTpISJfgL9 zF1k44e6OapiPM7NHE6jvy7rxQMxjst/MPeFT/KaFV5gU0ZKvcJ8GlQPl6ztBXls9CQ7 MQPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=taQ9ZDXzhRhp/CcYP3gEH20xljinVs76d11A1gR7cew=; b=K0UaXOuQsCptDNeNt5JF9cVpioUyLHiva4j623ywjevvx1fj96+VNnvOjLEXBdJSLo XnN0/4amw6Ii3h0cL1UMX/yy4AWnocWxWZ8ZCRxLDjnzxmu1FL1S9tuumjoKQvN/mgMZ QWV6cni9osYKRjgqkb1X7WnY2GO4UML0PCn/mLOq6lKQ9OX5hH7Ig4WcB7GRmgomz1B8 igli46rD135uR7PlhSXBm8hsHQ4TDDNqTxjuQzxB0La7RR5vOCvyPDz81kaeJ0kpRbBj NSEcZZQUTjknmqHY7ASUBicgJn7IsjcWzCBs9ALbaqqog84+JNS1iG0q///iVgZ+V8Yt s53w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=X51IBq6M; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m10si1671351edc.111.2021.02.10.08.53.02; Wed, 10 Feb 2021 08:53:26 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=X51IBq6M; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233044AbhBJQtY (ORCPT + 99 others); Wed, 10 Feb 2021 11:49:24 -0500 Received: from ssl.serverraum.org ([176.9.125.105]:34623 "EHLO ssl.serverraum.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232236AbhBJQsm (ORCPT ); Wed, 10 Feb 2021 11:48:42 -0500 Received: from mwalle01.fritz.box (unknown [IPv6:2a02:810c:c200:2e91:fa59:71ff:fe9b:b851]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-384) server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id 6474522FB3; Wed, 10 Feb 2021 17:47:56 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1612975676; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding; bh=taQ9ZDXzhRhp/CcYP3gEH20xljinVs76d11A1gR7cew=; b=X51IBq6MjkTgRAu2HK7S4uFyCiNhixgtuHtzN99mNdXcDajwB4jWOS0F9oL3TXPp6NL94M bibb5KyNtdfg7CHes7KtsCc7aRF1Ez8F33zIQzCzQFrOfS8KchxBYJsizuG8YFUBqpkuC5 P8Ai0XFDBkDde6umC9L+nWXSW4l5/Eg= From: Michael Walle To: netdev@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Andrew Lunn , Heiner Kallweit , Russell King , "David S . Miller" , Jakub Kicinski , Michael Walle Subject: [PATCH net-next v2 0/9] net: phy: icplus: cleanups and new features Date: Wed, 10 Feb 2021 17:47:37 +0100 Message-Id: <20210210164746.26336-1-michael@walle.cc> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Cleanup the PHY drivers for IPplus devices and add PHY counters and MDIX support for the IP101A/G. Patch 5 adds a model detection based on the behavior of the PHY. Unfortunately, the IP101A shares the PHY ID with the IP101G. But the latter provides more features. Try to detect the newer model by accessing the page selection register. If it is writeable, it is assumed, that it is a IP101G. With this detection in place, we can now access registers >= 16 in a correct way on the IP101G; that is by first selecting the correct page. This might previouly worked, because no one ever set another active page before booting linux. The last two patches add the new features. Michael Walle (9): net: phy: icplus: use PHY_ID_MATCH_MODEL() macro net: phy: icplus: use PHY_ID_MATCH_EXACT() for IP101A/G net: phy: icplus: drop address operator for functions net: phy: icplus: use the .soft_reset() of the phy-core net: phy: icplus: split IP101A/G driver net: phy: icplus: don't set APS_EN bit on IP101G net: phy: icplus: fix paged register access net: phy: icplus: add PHY counter for IP101G net: phy: icplus: add MDI/MDIX support for IP101A/G drivers/net/phy/icplus.c | 378 ++++++++++++++++++++++++++++++++------- 1 file changed, 318 insertions(+), 60 deletions(-) -- 2.20.1