Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1815935pxb; Wed, 10 Feb 2021 18:28:34 -0800 (PST) X-Google-Smtp-Source: ABdhPJyss71zNwl+CwSzCa3bRv309n2jVzyxrCLAyUJlqqODIYf07nMztQNTUPVQ04M/rSu/sITf X-Received: by 2002:a17:906:cc56:: with SMTP id mm22mr5878723ejb.181.1613010514603; Wed, 10 Feb 2021 18:28:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613010514; cv=none; d=google.com; s=arc-20160816; b=oe8CIDVpsn+PIyCvSWjz1by3sCElttcDhRxMKmsBTWjHyd1d64BmEAdTASFbo88hSW cQjJSL7SAooJXjjOky6xWHqYumFPKE+CZFwo8ZQENmIDQeLXJSmlm+cfX5YzQ6pPMJpj vOB4ienbr2NSjMu32MjqctyiwDLa+WHeY6r/J/+6UbjDVuP/SAJaY97XyZt71U74Obz/ tiNEXvv5SGt5CZnLXmQrcE1eXIVl3weI9GJvrwLl9T8k3lg8DPxH6xCVDEzWDOgvs4et B85p7KNIkt/mj8AmXz6/iZV01X2Miqwa7ZzEUwOd3O6sBKAJM4LfN/5yltYk1NNCvwdl svuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:to:subject; bh=fWiSyOBWsVzyVm55YFwZ6S/xqnjzAJ77D4BJX4IdmYQ=; b=KmJsrKlabBwmDqrr+vlHXz8G4SZKNTSDvvZs0vZX94eS9/LaPRnswi/tUqTd0OKaPW 7oLKKbd4y4fvdx3w09TpeiyY34/b67SdqgKODhoIw+bTKRqR2wzwS68LbMujetE5Vo9D 32xdjU6zyjglGanFsbpQSCswU0ocjEPwR1PXSX+DPW/FWtDlgMPoMHKHk4yY4tI9sF+w OYyA+Azu2uYXaBskoDpxi4NlIpRdZNqDjSBnUQ+sfx3PRTpqkQY8OfC800L+8cQ4v2Sx h85ME+vZOdOI7eJ8rxvfhoURzPh8IXeGzyfFEdkV1TkYO8mrsr5fs3zdpyHzCmC2paQE 29CA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=leaB4fiX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a25si2498306ejd.541.2021.02.10.18.28.09; Wed, 10 Feb 2021 18:28:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=leaB4fiX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229544AbhBKC05 (ORCPT + 99 others); Wed, 10 Feb 2021 21:26:57 -0500 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:2234 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229451AbhBKC04 (ORCPT ); Wed, 10 Feb 2021 21:26:56 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Wed, 10 Feb 2021 18:26:16 -0800 Received: from [10.2.50.67] (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 11 Feb 2021 02:26:16 +0000 Subject: Re: [PATCH 0/9] Add support for SVM atomics in Nouveau To: Alistair Popple , Linux MM , Nouveau Dev , Ben Skeggs , Andrew Morton , Linux Doc Mailing List , Linux Kernel Mailing List , , dri-devel , Ralph Campbell , Jerome Glisse , Jason Gunthorpe References: <20210209010722.13839-1-apopple@nvidia.com> <3426910.QXTomnrpqD@nvdebian> <57fe0deb-8bf6-d3ee-3545-11109e946528@nvidia.com> From: John Hubbard Message-ID: <2906f445-babb-5f4e-2d99-dc004ae1face@nvidia.com> Date: Wed, 10 Feb 2021 18:26:15 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:85.0) Gecko/20100101 Thunderbird/85.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1613010376; bh=fWiSyOBWsVzyVm55YFwZ6S/xqnjzAJ77D4BJX4IdmYQ=; h=Subject:To:References:From:Message-ID:Date:User-Agent: MIME-Version:In-Reply-To:Content-Type:Content-Language: Content-Transfer-Encoding:X-Originating-IP:X-ClientProxiedBy; b=leaB4fiXqE16gCtniTXQN7wSpNK6vqgNBnsubO6Sqz20znNTYyS1DivzYTMRS4UV7 w5Vir0tdNZkJIZJNa7GWAZkmqVslmOQbbFoYCui9m3qncJPbiLoeAgW6aOlHumrkeb AvqNZnglqc7Brug+AtJ88e4mmqyLBYYytyn9i/agt07SeilKDzj3ypZZzMaPyEc/1f qfcVy3BbtVAyuYqrqLZA+t6jewjnFT5OuJgR0tr56q4bF5w7n5XURdxoT6MgKpdprH LtGPzO04XwunHPGKsOBJRZoELR3w5OcRZukw35gXqIHSILXS8DAoXlexMKrAUC4a98 gWaYeMFi1C9IA== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2/10/21 4:59 AM, Daniel Vetter wrote: ... >> GPU atomic operations to sysmem are hard to categorize, because because application >> programmers could easily write programs that do a long series of atomic operations. >> Such a program would be a little weird, but it's hard to rule out. > > Yeah, but we can forcefully break this whenever we feel like by revoking > the page, moving it, and then reinstating the gpu pte again and let it > continue. Oh yes, that's true. > > If that's no possible then what we need here instead is an mlock() type of > thing I think. No need for that, then. thanks, -- John Hubbard NVIDIA