Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1893246pxb; Wed, 10 Feb 2021 21:29:08 -0800 (PST) X-Google-Smtp-Source: ABdhPJyAPqDgJwihESnNkyisyBBwPHTmxhl3WfHMPMbplVvd5hirHJQKZ6sH4o/994sLo0d2v3CX X-Received: by 2002:a17:907:7784:: with SMTP id ky4mr6305805ejc.89.1613021348400; Wed, 10 Feb 2021 21:29:08 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613021348; cv=none; d=google.com; s=arc-20160816; b=zRAuzAZjpUc8pkCsSGK8dR4XymeMY1BRySaRBThISkRrOE6tXg1ne33D8X+iN0e4fk PfJnCN5lIVdF9IQ83XVMz/QE66uR4VHekh/+i35X7s1CMEIv9IqlN80VWk1Fbh5g6laG O+TtKGZoRaPsyI1/xDuing8WUUwKMqqJMB9P3VHqlnlMsjKlHxLXeesbKUbtZcyabvhQ 5QAowd9xQzDU/YIYIotmyNhdMblt6SL4KrIZB7T2Q+tVUmG+lU/3uj51ZQR9FPDBG+/a ccfWYOjGK5iyWK2L4D2cDZ/Vvh4vZATi4ez0BK6tn9LOQGElx855U2Q6BdJ74mUUKE+Y n6tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=drLaSc5ZM86pYsr4qLGvKU8aVv9tTxJbObF+iwNMmEQ=; b=DpqTNDIJR2c0ItDkhavRVHtxVYNIX8M/PSD8CFISUhJc9ZDkY8CrRbi+kgYQ8j7PLm qW9GcVI91soNu+zMNwrG0lieqPz476CWVFq2Wr7UfT173tz0yl6Q2Vn+h5NtiKeFN6KJ fhUYeMevmiu3cWYJHT9VkKtncagTaHujkA9k0HmnTxRwH4+1SFA1rDwzpxNgTs5LWZ4r lmj9cY4Wq3c10sHZ/1YutPUpIgRHB9zES6qhw5e10oIjqoOzEWVpPGWInmnAp0tHfSq2 veDp3zIAQXTrjRcaUXSHtmQ7R6RPEMNAltcfOXSMTk0NBenj2mHaZjoiLJf6Idn5hjk8 h93g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=jp6hj6pA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t19si2816643ejs.405.2021.02.10.21.28.45; Wed, 10 Feb 2021 21:29:08 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@0x0f.com header.s=google header.b=jp6hj6pA; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229655AbhBKFZl (ORCPT + 99 others); Thu, 11 Feb 2021 00:25:41 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36454 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229734AbhBKFYO (ORCPT ); Thu, 11 Feb 2021 00:24:14 -0500 Received: from mail-pg1-x535.google.com (mail-pg1-x535.google.com [IPv6:2607:f8b0:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0F4E9C06121E for ; Wed, 10 Feb 2021 21:22:46 -0800 (PST) Received: by mail-pg1-x535.google.com with SMTP id e7so3113027pge.0 for ; Wed, 10 Feb 2021 21:22:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=drLaSc5ZM86pYsr4qLGvKU8aVv9tTxJbObF+iwNMmEQ=; b=jp6hj6pAZiQPW3brKYdJFQwHu7V/w6I6J6wMmvcoskkhHdvU5VWS3StPS6ZKXC0vDu fRLGvDYkHBrB/12nBLeQjy+uAynaTZfcN+UCbE9hsP8CJP4KrsMTCtWUE1+eCR187F+Q 0lkoF9qUAj3hkLRMVH5+eOY2Zpa2qUcMd7YPU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=drLaSc5ZM86pYsr4qLGvKU8aVv9tTxJbObF+iwNMmEQ=; b=LRSIGdi6UEIk2humg5o9NzDgq6FMcn1j1CXLXpn6wDl3OPT0tMOV0u/1iIPP/Phf+M Z46G0GRMdKEGALFyaobUXYjyc0HYcjIqQZAVeY+9i4ATGWiVXuLNoSMuGFxU58JDLQFk PjNsJvA68U682q55z2qjSDOqDcun3eJ60hAwT409p06SMf3TdJjcZBvJquzD26BTNanQ f6jFUToxc+76IV1CibTBdukiLS2oz2kkB9UQ0PYCHRglBNcePaY/IKuwG6NFW0VNM8u6 ezUcbSS2/blJDysqiKDkOPxfsOr6Otn09FELo0KmmoY8um368vjEpiT9tNdN4pZLntpU IdpA== X-Gm-Message-State: AOAM531xzUSs1GirWVJSJTn9QmXUzRTfJCVlObLFcLKyWTM+Ry1X6B7P cRLfmFHTI9li15FZLr52Di1MaA== X-Received: by 2002:a63:215f:: with SMTP id s31mr6408465pgm.146.1613020965624; Wed, 10 Feb 2021 21:22:45 -0800 (PST) Received: from shiro.work (p345188-ipngn200408sizuokaden.shizuoka.ocn.ne.jp. [124.98.97.188]) by smtp.googlemail.com with ESMTPSA id o21sm3493511pjp.42.2021.02.10.21.22.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Feb 2021 21:22:45 -0800 (PST) From: Daniel Palmer To: linux-clk@vger.kernel.org, sboyd@kernel.org, devicetree@vger.kernel.org Cc: w@1wt.eu, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Daniel Palmer Subject: [PATCH v2 6/7] ARM: mstar: Add the external clocks to the base dsti Date: Thu, 11 Feb 2021 14:22:05 +0900 Message-Id: <20210211052206.2955988-7-daniel@0x0f.com> X-Mailer: git-send-email 2.30.0.rc2 In-Reply-To: <20210211052206.2955988-1-daniel@0x0f.com> References: <20210211052206.2955988-1-daniel@0x0f.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org All of the currently known MStar/SigmaStar ARMv7 SoCs have an "xtal" clock input that is usually 24MHz and an "RTC xtal" that is usually 32KHz. The xtal input has to be connected to something so it's enabled by default. The MSC313 and MSC313E do not bring the RTC clock input out to the pins so it's impossible to connect it. The SSC8336 does bring the input out to the pins but it's not always actually connected to something. The RTC node needs to always be present because in the future the nodes for the clock muxes will refer to it even if it's not usable. The RTC node is disabled by default and should be enabled at the board level if the RTC input is wired up. Signed-off-by: Daniel Palmer --- arch/arm/boot/dts/mstar-v7.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi index b0a21b0b731f..889c3804c251 100644 --- a/arch/arm/boot/dts/mstar-v7.dtsi +++ b/arch/arm/boot/dts/mstar-v7.dtsi @@ -46,6 +46,21 @@ pmu: pmu { interrupt-affinity = <&cpu0>; }; + clocks: clocks { + xtal: xtal { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <24000000>; + }; + + rtc_xtal: rtc_xtal { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <32768>; + status = "disabled"; + }; + }; + soc: soc { compatible = "simple-bus"; #address-cells = <1>; -- 2.30.0.rc2