Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp2052843pxb; Thu, 11 Feb 2021 03:10:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxgOHjG+3fXTZgDMsZ9NfhFrzEfp9HHaM0K/1oricjfi4KnAqIqxiBDshb3hZKVW6lq4iMM X-Received: by 2002:a17:906:4b42:: with SMTP id j2mr7862978ejv.544.1613041816020; Thu, 11 Feb 2021 03:10:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613041816; cv=none; d=google.com; s=arc-20160816; b=CxbdXy1HXjekaQby51awwMOlSJkqopbo2464ggZnJztRuic+TAOmtgsEpcaBPhQLRC kNALxNnqL92gTdafUHQnGdT72AdZVL/5fbDgextb3v4oLaLAsDOjOBzdGlbwaToiQcqZ WMDNgfE04AkKhTW5cdw8eDzyfqZ8NPv8ppc6H7UdRUGUs4jQhs+73xjBivRvA3Iv0m8i sxoqJvta9U1gyLhs2Zjv8Cfset3KewWYSpT2LWNcIcM7aSkFQPqZXoVeF6w9EzNvU0hl 5f3bMyW4oJQZxPv4rtV/f1jtM2xeJ5weQIjJdWhqoGZl1q1M6fOsM/lu8EgQW6Q3J8ko 3eUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=YyJXkIQMp5qbfuiiSaJE+CSG0i2d7aawRmMsgk1siTI=; b=lKSeK2bh1lBdx4TnmMMuSQ6PJ+uowkL77+t36xqArANfpso8LDbq1222jzqDPvLVvR z8fAlR1r/6o0DzD1ItHZb6u0Lc75gkZYT16CgFDu3pd0IGKsxR6eidGRRxnVJ3f1Z7aD RswOAB6TWHIgUDx+Z00MsW7mtLxp0Ss3aqQ+m9PzAdtSclTvapB53EfjrfaUT+uDHbZZ lmNtKD6rdFGbwKIbJF1fUQ8pODbj9tZaqYiFezwNByPltUWXJp6Ty9sokE9OF19/KUz4 SmhorEQqjOdVCXaSM3ZHwMQgRpbKrVkBFnH/laRPok0uzNgX5aHtG7XjNuhRgEAebvTA rFSg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b="HACtDsN/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ox16si3386825ejb.449.2021.02.11.03.09.50; Thu, 11 Feb 2021 03:10:16 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b="HACtDsN/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231513AbhBKLIH (ORCPT + 99 others); Thu, 11 Feb 2021 06:08:07 -0500 Received: from mx0b-0016f401.pphosted.com ([67.231.156.173]:61084 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231195AbhBKKw0 (ORCPT ); Thu, 11 Feb 2021 05:52:26 -0500 Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 11BApUEW017474; Thu, 11 Feb 2021 02:51:31 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=pfpt0220; bh=YyJXkIQMp5qbfuiiSaJE+CSG0i2d7aawRmMsgk1siTI=; b=HACtDsN/J3Nm1oOyRwjq3a19sls+mzcgnYtzrbhELkBwV5353X6og0tBiYzMShP2tbvX UL5z1E89voh/rBe5V2E3aSpdtIXlbZh0UFjFwf9g+AgTRrJOVDOqZryJ4VsbK3ADCdWV 8QW4TSwLOljoxLPv3uJZgF7XeuklZtonK13xhzAITKRcb+xX4iswbaaTTC3hYNETwASg woURohX9jkNKRhPoM7oo790BVEJfNIGTnM7KAESOrt2n4p3EK0KXX5uYj41/Zqd+9Q24 jkRDFs8/V0khEGwS4DzLyJjRCbuo8sG4gTAwhLG7dZgMCstXifJPmsUH+9B68J6MTNDE WQ== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0b-0016f401.pphosted.com with ESMTP id 36hugqefcc-2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Thu, 11 Feb 2021 02:51:31 -0800 Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 11 Feb 2021 02:51:29 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 11 Feb 2021 02:51:29 -0800 Received: from stefan-pc.marvell.com (stefan-pc.marvell.com [10.5.25.21]) by maili.marvell.com (Postfix) with ESMTP id A76663F7040; Thu, 11 Feb 2021 02:51:25 -0800 (PST) From: To: CC: , , , , , , , , , , , , , , , , Subject: [PATCH v13 net-next 06/15] net: mvpp2: increase BM pool and RXQ size Date: Thu, 11 Feb 2021 12:48:53 +0200 Message-ID: <1613040542-16500-7-git-send-email-stefanc@marvell.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1613040542-16500-1-git-send-email-stefanc@marvell.com> References: <1613040542-16500-1-git-send-email-stefanc@marvell.com> MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.369,18.0.737 definitions=2021-02-11_05:2021-02-10,2021-02-11 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Stefan Chulski BM pool and RXQ size increased to support Firmware Flow Control. Minimum depletion thresholds to support FC are 1024 buffers. BM pool size increased to 2048 to have some 1024 buffers space between depletion thresholds and BM pool size. Jumbo frames require a 9888B buffer, so memory requirements for data buffers increased from 7MB to 24MB. Signed-off-by: Stefan Chulski Acked-by: Marcin Wojtas --- drivers/net/ethernet/marvell/mvpp2/mvpp2.h | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/net/ethernet/marvell/mvpp2/mvpp2.h b/drivers/net/ethernet/marvell/mvpp2/mvpp2.h index ce08086..e7bbf0a 100644 --- a/drivers/net/ethernet/marvell/mvpp2/mvpp2.h +++ b/drivers/net/ethernet/marvell/mvpp2/mvpp2.h @@ -715,8 +715,8 @@ #define MVPP2_PORT_MAX_RXQ 32 /* Max number of Rx descriptors */ -#define MVPP2_MAX_RXD_MAX 1024 -#define MVPP2_MAX_RXD_DFLT 128 +#define MVPP2_MAX_RXD_MAX 2048 +#define MVPP2_MAX_RXD_DFLT 1024 /* Max number of Tx descriptors */ #define MVPP2_MAX_TXD_MAX 2048 @@ -848,8 +848,8 @@ enum mvpp22_ptp_packet_format { #define MVPP22_PTP_TIMESTAMPQUEUESELECT BIT(18) /* BM constants */ -#define MVPP2_BM_JUMBO_BUF_NUM 512 -#define MVPP2_BM_LONG_BUF_NUM 1024 +#define MVPP2_BM_JUMBO_BUF_NUM 2048 +#define MVPP2_BM_LONG_BUF_NUM 2048 #define MVPP2_BM_SHORT_BUF_NUM 2048 #define MVPP2_BM_POOL_SIZE_MAX (16*1024 - MVPP2_BM_POOL_PTR_ALIGN/4) #define MVPP2_BM_POOL_PTR_ALIGN 128 -- 1.9.1