Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp6004418pxb; Tue, 16 Feb 2021 13:18:51 -0800 (PST) X-Google-Smtp-Source: ABdhPJwCOFkPNGpDvckcOh40mSWlP1Gi6DvE/qX3Smp2KPru0/7CaOay+a3swKdtJtUijgLc2YIN X-Received: by 2002:a50:eb49:: with SMTP id z9mr23777407edp.234.1613510331608; Tue, 16 Feb 2021 13:18:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613510331; cv=none; d=google.com; s=arc-20160816; b=aYektdhNfT0ZTcCbPbFWN+6NwJxYvcyxQBCC52MvYKt5zU++YBMMu1X7VH7TL1e2/2 v1pyIg72LnGgm5waCi72i9yQyGUJTVriB6oKhoFlnL/oWOiqgOQIV7SSWMa1yPQQ0O0P 2aJ6NZX2YyoPPaELKmTQNOuHwDn/hxdPIWc/jPxm9IxbbdN/Zst8pK1E1XHGLR12kk/O iHVh8bx5H+TpqUq1u24g2O0JJ04taJkEP4YPnFripCf9FmFDfeg2s0qa0WzZlIaUW96D ovojl8VJrN2uPaQ8ruKMBoqSg3PjlH4epelKbG5HZI0ruTW2Fw3/DtMi+ZY3e9JEnOUt jMhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=hB08Hex5jH3OEAwklXJjRqVB/0tlAly1XWF95x0VQAc=; b=zmApx1fzGtoH34mcfq6xo5JEwbxNY5a9bq3z0TbpxZKddtaY2K9c41EIt0WsLVPyl3 1wA5egZ6GiX8AErhw5a/pTAbj8TZ6uLf9dw+KsiHqt3RtKUcuXhQ6NpZ6m5206iaEz5Z QOLjkQBjS+23XVXS8KwthmC59dIrhCHuN3PL+wdMI68v13L+u3LdJxZkyurTa7NDAfcd MyscPsHpeL/bbo+h+WjdFfR+GtuEstDtKnESZfhNeFcsNtLWzR75NkEjCw1OfRAanEDg s1jMNUSvnwV9rjbLcWTtpJrOns0lzUCoN3oePNbwrWR9bUH+UJ9CYwAunnanGEpL1J2n pzfw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Q526qaMU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e22si17295296edu.9.2021.02.16.13.18.27; Tue, 16 Feb 2021 13:18:51 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Q526qaMU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229927AbhBPVPR (ORCPT + 99 others); Tue, 16 Feb 2021 16:15:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53908 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229771AbhBPVPP (ORCPT ); Tue, 16 Feb 2021 16:15:15 -0500 Received: from mail-qv1-xf2f.google.com (mail-qv1-xf2f.google.com [IPv6:2607:f8b0:4864:20::f2f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 81E1DC061786 for ; Tue, 16 Feb 2021 13:14:35 -0800 (PST) Received: by mail-qv1-xf2f.google.com with SMTP id c25so5336489qvb.4 for ; Tue, 16 Feb 2021 13:14:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=hB08Hex5jH3OEAwklXJjRqVB/0tlAly1XWF95x0VQAc=; b=Q526qaMU53BUMzYgjojnwGio2tYsiwj5uxhUKAB3JJw/p0dimgu7Zp2Mrgyx6fAY5m M8MpdngAvwcQ8slGAu6GoxouaHCt+7mwKrNv94hHaueLi09VBNrxkf3t+adRah7qTQmS T78+3w4ajMKFqnpUMQjqYgzRf+BWdvqL8XJ+s6t7iNpgD9Rwk0KO9Wliz2mcUxsSdYQe yAkcVXhERW26z1KRYzgsnOm6eL04huF6xvlX+NZ1MgbEy0HICrUxbAoe8nc8a9qOY9wL X+OGQa8GOyeiQPkk0qlRj75zjNS+Ox/nJwoeFlxhG1cW7+fzEFdbGy+QSmuxsAICtB2O +xjg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=hB08Hex5jH3OEAwklXJjRqVB/0tlAly1XWF95x0VQAc=; b=ZPsRwF9WocWDBWgcpSDonBRdKmCtLVeIP/MZI+EgWhl/wlRckyQTQqvKTBpBU9ZSW5 3a+cpt6JRvCjcX/5w5Gs63PrhrWjSBFH67ieHFAzuC4F1ONTUHs9YViFFWbL+9H56Yog +PhSsXHzcEekJmcRZ6oNCnWWs5yUKNRc+EbNHf6HOGAnyZaadipX3aPjFjfBLIRMFIUw L/J7ZZZe0eCNrlXjLVK4eW/NQ03Xrci55TYMINu3IIbSHT4bDkchvhKfM6NcEDK4Ukk9 GKdbkekOPtUi+PAfzUbwvvRoZfB4YzB/ZKrbldyr3bU0ZnrXuKrNuHWaBlN/+4k+TAcv KL9Q== X-Gm-Message-State: AOAM530Gud41eNvVW0sWbeLFtccQNuoCuaAyDd2N0XvY4dquaOTHjxan OW25uhY0LnugjIJWyGdRhp6HTM/uRm4xeCqtO6fYpA== X-Received: by 2002:a0c:9142:: with SMTP id q60mr16928396qvq.23.1613510073677; Tue, 16 Feb 2021 13:14:33 -0800 (PST) MIME-Version: 1.0 References: <20210215162607.21360-1-jonathan@marek.ca> <20210215162607.21360-3-jonathan@marek.ca> In-Reply-To: <20210215162607.21360-3-jonathan@marek.ca> From: Dmitry Baryshkov Date: Wed, 17 Feb 2021 00:14:21 +0300 Message-ID: Subject: Re: [PATCH v3 2/2] arm64: dts: qcom: sm8250: fix display nodes To: Jonathan Marek Cc: "open list:DRM DRIVER FOR MSM ADRENO GPU" , Andy Gross , Bjorn Andersson , Rob Herring , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , open list Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Except for the compatible value changes: Reviewed-by: Dmitry Baryshkov May I suggest to split the compatibility name changes into a separate series from this patch (without it the patch stands a chance of being accepted into the stable tree, if I'm not mistaken). On Mon, 15 Feb 2021 at 19:27, Jonathan Marek wrote: > > Apply these fixes to the newly added sm8250 display ndoes > - Use sm8250 compatibles instead of sdm845 compatibles > - Remove "notused" interconnect (which apparently was blindly copied from > my old patches) > - Use dispcc node example from dt-bindings, removing clocks which aren't > documented or used by the driver and fixing the region size. > > Fixes: 7c1dffd471b1 ("arm64: dts: qcom: sm8250.dtsi: add display system nodes") > Signed-off-by: Jonathan Marek > --- > arch/arm64/boot/dts/qcom/sm8250.dtsi | 31 +++++++--------------------- > 1 file changed, 8 insertions(+), 23 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi > index 947e1accae3a..693ac533f9b6 100644 > --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi > @@ -2323,14 +2323,13 @@ usb_2_dwc3: dwc3@a800000 { > }; > > mdss: mdss@ae00000 { > - compatible = "qcom,sdm845-mdss"; > + compatible = "qcom,sm8250-mdss"; > reg = <0 0x0ae00000 0 0x1000>; > reg-names = "mdss"; > > - interconnects = <&gem_noc MASTER_AMPSS_M0 &config_noc SLAVE_DISPLAY_CFG>, > - <&mmss_noc MASTER_MDP_PORT0 &mc_virt SLAVE_EBI_CH0>, > + interconnects = <&mmss_noc MASTER_MDP_PORT0 &mc_virt SLAVE_EBI_CH0>, > <&mmss_noc MASTER_MDP_PORT1 &mc_virt SLAVE_EBI_CH0>; > - interconnect-names = "notused", "mdp0-mem", "mdp1-mem"; > + interconnect-names = "mdp0-mem", "mdp1-mem"; > > power-domains = <&dispcc MDSS_GDSC>; > > @@ -2356,7 +2355,7 @@ mdss: mdss@ae00000 { > ranges; > > mdss_mdp: mdp@ae01000 { > - compatible = "qcom,sdm845-dpu"; > + compatible = "qcom,sm8250-dpu"; > reg = <0 0x0ae01000 0 0x8f000>, > <0 0x0aeb0000 0 0x2008>; > reg-names = "mdp", "vbif"; > @@ -2580,7 +2579,7 @@ opp-358000000 { > > dispcc: clock-controller@af00000 { > compatible = "qcom,sm8250-dispcc"; > - reg = <0 0x0af00000 0 0x20000>; > + reg = <0 0x0af00000 0 0x10000>; > mmcx-supply = <&mmcx_reg>; > clocks = <&rpmhcc RPMH_CXO_CLK>, > <&dsi0_phy 0>, > @@ -2588,28 +2587,14 @@ dispcc: clock-controller@af00000 { > <&dsi1_phy 0>, > <&dsi1_phy 1>, > <0>, > - <0>, > - <0>, > - <0>, > - <0>, > - <0>, > - <0>, > - <0>, > - <&sleep_clk>; > + <0>; > clock-names = "bi_tcxo", > "dsi0_phy_pll_out_byteclk", > "dsi0_phy_pll_out_dsiclk", > "dsi1_phy_pll_out_byteclk", > "dsi1_phy_pll_out_dsiclk", > - "dp_link_clk_divsel_ten", > - "dp_vco_divided_clk_src_mux", > - "dptx1_phy_pll_link_clk", > - "dptx1_phy_pll_vco_div_clk", > - "dptx2_phy_pll_link_clk", > - "dptx2_phy_pll_vco_div_clk", > - "edp_phy_pll_link_clk", > - "edp_phy_pll_vco_div_clk", > - "sleep_clk"; > + "dp_phy_pll_link_clk", > + "dp_phy_pll_vco_div_clk"; > #clock-cells = <1>; > #reset-cells = <1>; > #power-domain-cells = <1>; > -- > 2.26.1 > -- With best wishes Dmitry