Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp8203258pxb; Fri, 19 Feb 2021 09:51:58 -0800 (PST) X-Google-Smtp-Source: ABdhPJwtAoAB+k/ypy7MsVq1sjxP0EPLvCrXSz1kiPtdzXbzt6Oga6NEiJUDjZyEOKJc/O/E8wuS X-Received: by 2002:a50:e0c3:: with SMTP id j3mr10749718edl.32.1613757118328; Fri, 19 Feb 2021 09:51:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613757118; cv=none; d=google.com; s=arc-20160816; b=rtfmNV6OdjdTHk5vDom0qjilFM/rMmoNaWiMjwUU3UozNoS9fYjdVw2IOAe5k2FYrO cvhPVPk9kTJ5SPEUZxjwq+ryFrkOG5/26Zx64hJlpIwdms4jDOOBBz14Wa2tY/E3RJAF uaBX+jQ3ttNPAcEZZ0aiLXgvdurp4hOIpfck5ROjgV4Xfu7Itz+UhgnsZ2yUh/2Agutm AOFPuzkeB0rqbzIQ9RNbumxi9YiSLbTcFWRA6s+WGXel2Bdsg4jDVXaRuSY5Uc2ftq3m uOPe+ooZehivoTisg+J0+TXkGL906f7VOKIIDGel0cIbt9RCtwRbI1Q4wwbabfmCGc7Q ThTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=oT5JTvAM53dwKFgww5JLsVZM1FQTpTtR54IUoX6HT3I=; b=n0OFCbNx28Ml6qIGUG/QR9HILENIinw7psy11Y/ISALESfMQxGU0/VZE23LzGg1Z+c JWb2W7XTg5AnyB3aHlG8qwccnqh7osOPa+5bnn1/UdfYOhMjFInBOeUWICjNGJvbM5Kp 9Xft+SgeNRQ7F+JjKzzyyGuMpFLkmisaAXaIkoL4MRrf9gncDf4YRlW+CKtmDC4QajE8 Rwu4NcTFxrqh5ZzBZMMYKr++luA8HVSi91WF6lzvaGudA5eeUFPDu9r4Qkgm7Dl0lKnC gTE8mt7XstK9IMgN9niVpgUwx+15Ywc67WKieRSIr9Kb+JbRCAKI9mzUvYekrwApnNTT dROw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=TY5TYDyw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s20si7077773eji.387.2021.02.19.09.51.22; Fri, 19 Feb 2021 09:51:58 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=TY5TYDyw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230203AbhBSRty (ORCPT + 99 others); Fri, 19 Feb 2021 12:49:54 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:29746 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S229887AbhBSRsg (ORCPT ); Fri, 19 Feb 2021 12:48:36 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 11JHkikv023716; Fri, 19 Feb 2021 18:47:46 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=selector1; bh=oT5JTvAM53dwKFgww5JLsVZM1FQTpTtR54IUoX6HT3I=; b=TY5TYDywRS5Fv29nBGpdNKHBJDto+O+H4MEM/i7BejIdhkdeLkYCPbYN3vuTpFvA5oob gPlAttrutepKfido5kfYoBYrKgdp7ZGRWTI27ML0sQuGjccXS5LQ4qiiMPA09Vp8BCTO cgMq3blT+nqG2QuAp1b5ctVrjtHe2BWv8H6OBIQbtNXMnGBavlind8cZDAAqi9o7J/6w l+kdHd3xcYEv80zNuwRuPZNwK3vSZpg6QZD4BNH7xu8oTzPxThm4UAvVeC/kl3pLUkYl di1U1TJ+NcEGoBIlJ6ODIlvXGf/KWHVcnhUc80ImT2nPozONQcY54awbHsa6rPtoZuio DA== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 36sse4125q-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 19 Feb 2021 18:47:46 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 3A6D810002A; Fri, 19 Feb 2021 18:47:46 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag2node3.st.com [10.75.127.6]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 2EF7A25F3FC; Fri, 19 Feb 2021 18:47:46 +0100 (CET) Received: from localhost (10.75.127.45) by SFHDAG2NODE3.st.com (10.75.127.6) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 19 Feb 2021 18:47:45 +0100 From: Erwan Le Ray To: Greg Kroah-Hartman , Jiri Slaby , Maxime Coquelin , Alexandre Torgue CC: , , , , Erwan Le Ray , Fabrice Gasnier , Valentin Caron Subject: [PATCH 06/13] serial: stm32: fix wake-up flag handling Date: Fri, 19 Feb 2021 18:47:29 +0100 Message-ID: <20210219174736.1022-7-erwan.leray@foss.st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210219174736.1022-1-erwan.leray@foss.st.com> References: <20210219174736.1022-1-erwan.leray@foss.st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.45] X-ClientProxiedBy: SFHDAG3NODE3.st.com (10.75.127.9) To SFHDAG2NODE3.st.com (10.75.127.6) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.369,18.0.761 definitions=2021-02-19_08:2021-02-18,2021-02-19 signatures=0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch fixes several issue with wake-up handling: - the WUF irq is handled several times at wake-up - the USART is disabled / enabled at suspend to set wake-up flag. It can cause glitches during RX. This patch fix those issues: - clear wake-up flag and disable wake-up irq in WUF irq handling - enable wake-up from low power on start bit detection at port configuration - Unmask the wake-up flag irq at suspend and mask it at resume In addition, pm_wakeup_event handling is moved from receice_chars to WUF irq handling. Fixes: 270e5a74fe4c ("serial: stm32: add wakeup mechanism") Signed-off-by: Erwan Le Ray diff --git a/drivers/tty/serial/stm32-usart.c b/drivers/tty/serial/stm32-usart.c index 524c55751023..14011183edfe 100644 --- a/drivers/tty/serial/stm32-usart.c +++ b/drivers/tty/serial/stm32-usart.c @@ -218,9 +218,6 @@ static void stm32_usart_receive_chars(struct uart_port *port, bool threaded) u32 sr; char flag; - if (irqd_is_wakeup_set(irq_get_irq_data(port->irq))) - pm_wakeup_event(tport->tty->dev, 0); - if (threaded) spin_lock_irqsave(&port->lock, flags); else @@ -463,6 +460,7 @@ static void stm32_usart_transmit_chars(struct uart_port *port) static irqreturn_t stm32_usart_interrupt(int irq, void *ptr) { struct uart_port *port = ptr; + struct tty_port *tport = &port->state->port; struct stm32_port *stm32_port = to_stm32_port(port); struct stm32_usart_offsets *ofs = &stm32_port->info->ofs; u32 sr; @@ -473,9 +471,14 @@ static irqreturn_t stm32_usart_interrupt(int irq, void *ptr) writel_relaxed(USART_ICR_RTOCF, port->membase + ofs->icr); - if ((sr & USART_SR_WUF) && ofs->icr != UNDEF_REG) + if ((sr & USART_SR_WUF) && ofs->icr != UNDEF_REG) { + /* Clear wake up flag and disable wake up interrupt */ writel_relaxed(USART_ICR_WUCF, port->membase + ofs->icr); + stm32_usart_clr_bits(port, ofs->cr3, USART_CR3_WUFIE); + if (irqd_is_wakeup_set(irq_get_irq_data(port->irq))) + pm_wakeup_event(tport->tty->dev, 0); + } if ((sr & USART_SR_RXNE) && !(stm32_port->rx_ch)) stm32_usart_receive_chars(port, false); @@ -901,6 +904,12 @@ static void stm32_usart_set_termios(struct uart_port *port, cr1 &= ~(USART_CR1_DEDT_MASK | USART_CR1_DEAT_MASK); } + /* Configure wake up from low power on start bit detection */ + if (stm32_port->wakeirq > 0) { + cr3 &= ~USART_CR3_WUS_MASK; + cr3 |= USART_CR3_WUS_START_BIT; + } + writel_relaxed(cr3, port->membase + ofs->cr3); writel_relaxed(cr2, port->membase + ofs->cr2); writel_relaxed(cr1, port->membase + ofs->cr1); @@ -1479,23 +1488,20 @@ static void __maybe_unused stm32_usart_serial_en_wakeup(struct uart_port *port, { struct stm32_port *stm32_port = to_stm32_port(port); struct stm32_usart_offsets *ofs = &stm32_port->info->ofs; - struct stm32_usart_config *cfg = &stm32_port->info->cfg; - u32 val; if (stm32_port->wakeirq <= 0) return; + /* + * Enable low-power wake-up and wake-up irq if argument is set to + * "enable", disable low-power wake-up and wake-up irq otherwise + */ if (enable) { - stm32_usart_clr_bits(port, ofs->cr1, BIT(cfg->uart_enable_bit)); stm32_usart_set_bits(port, ofs->cr1, USART_CR1_UESM); - val = readl_relaxed(port->membase + ofs->cr3); - val &= ~USART_CR3_WUS_MASK; - /* Enable Wake up interrupt from low power on start bit */ - val |= USART_CR3_WUS_START_BIT | USART_CR3_WUFIE; - writel_relaxed(val, port->membase + ofs->cr3); - stm32_usart_set_bits(port, ofs->cr1, BIT(cfg->uart_enable_bit)); + stm32_usart_set_bits(port, ofs->cr3, USART_CR3_WUFIE); } else { stm32_usart_clr_bits(port, ofs->cr1, USART_CR1_UESM); + stm32_usart_clr_bits(port, ofs->cr3, USART_CR3_WUFIE); } } -- 2.17.1