Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1091836pxb; Sun, 21 Feb 2021 11:08:57 -0800 (PST) X-Google-Smtp-Source: ABdhPJyVudBu0kOZY2LtQcwdVABpObrej4FUG8Ta3RoYajf5buZLMVFTg2e9DofZ92yL8y11bCJZ X-Received: by 2002:a17:906:1d44:: with SMTP id o4mr16643905ejh.130.1613934537633; Sun, 21 Feb 2021 11:08:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1613934537; cv=none; d=google.com; s=arc-20160816; b=DReAf20e29/E+TrZLpb4UBC2K3xyN7xeh3Gp46tlprgmfWTIq/SNOkg+vB0K0nIIyA IrpAVw+KN/UpVwG+hJImKRgcPRGVF0DIGw1T1qIlcy59lhnuO73Zpgl05Rr2EUphRsJ8 at+QW1xJLUcXM+iBhss4seWzI7keLtogWweLpNc+1WYbUQYnn7iNcAurOdj34rlhop9C 8YSXhf/wVtTYs/3c+7ZwJO6s/wjGJdjIIA7sMNxLauDojGhpsvdoEeiUcPurj7oEUgHk gEi837QQe0WwkKiKfur8I4rq6DCFvDeliirHQeYHu4aV+iMcDkiQbz80kKXbwmzZRr8A XPWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:ironport-sdr:ironport-sdr; bh=hSUfgILnhihK4j2rNQ1s0rBv9IWRtJVGiRtNTehL5kM=; b=yqulxgK91BH0TVNGTAaLL3XceOiqzcI1xyZBOjOstqDxx5naaHWs4mzkDhlUnLobTn Fummf7KVBxNlLe7uTxmtqH4IOkw6QJAqlNI2RuIjjz6in0KIBRlKUlj9q/Y2PMEudHV+ 8guNBlzqisD/pvKdPfY1BYs2EcMsfd7yCJgBd2HFrQ04l1gP4/CpqBb3NCGcQYjImqEH b1b2Q2kxR79tmTVJTgK8Sr27G6RdhWJPrgszTPaCI7UTXKatcLNVqAydb050WLCSWuEQ A4XBDT40f2aaJC5doVlkESYGqwXx+/uCWecS1pG8ta3vO5fLNr/EJTLUg1p6IbpnohQX aayA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h15si10067568eje.285.2021.02.21.11.08.35; Sun, 21 Feb 2021 11:08:57 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230107AbhBUTFp (ORCPT + 99 others); Sun, 21 Feb 2021 14:05:45 -0500 Received: from mga05.intel.com ([192.55.52.43]:37169 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230375AbhBUTC0 (ORCPT ); Sun, 21 Feb 2021 14:02:26 -0500 IronPort-SDR: /uWxx57gK4hhkSIDGVus7BEZqIp64hfjUpfrBGjmxu3GuHRmmta+AfK5OtEyuB8HwXeLdqYBIu GjkIZTmIPKrg== X-IronPort-AV: E=McAfee;i="6000,8403,9902"; a="269192150" X-IronPort-AV: E=Sophos;i="5.81,195,1610438400"; d="scan'208";a="269192150" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Feb 2021 11:01:29 -0800 IronPort-SDR: GjK+4Kg+KRif4gCT2fI6x797ysZkONvCOlAoiR2wwenNe3MVXYBZmYDSE1cQbRKs4eMBCfTdgH a6GsWiPAEiew== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.81,195,1610438400"; d="scan'208";a="429792115" Received: from chang-linux-3.sc.intel.com ([172.25.66.175]) by FMSMGA003.fm.intel.com with ESMTP; 21 Feb 2021 11:01:27 -0800 From: "Chang S. Bae" To: bp@suse.de, luto@kernel.org, tglx@linutronix.de, mingo@kernel.org, x86@kernel.org Cc: len.brown@intel.com, dave.hansen@intel.com, jing2.liu@intel.com, ravi.v.shankar@intel.com, linux-kernel@vger.kernel.org, chang.seok.bae@intel.com Subject: [PATCH v4 12/22] x86/fpu/xstate: Update the xstate buffer address finder to support dynamic states Date: Sun, 21 Feb 2021 10:56:27 -0800 Message-Id: <20210221185637.19281-13-chang.seok.bae@intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210221185637.19281-1-chang.seok.bae@intel.com> References: <20210221185637.19281-1-chang.seok.bae@intel.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org __raw_xsave_addr() returns the requested component's pointer in an xstate buffer, by simply looking up the offset table. The offset used to be fixed, but, with dynamic user states, it becomes variable. get_xstate_size() has a routine to find an offset at runtime. Refactor to use it for the address finder. Signed-off-by: Chang S. Bae Reviewed-by: Len Brown Cc: x86@kernel.org Cc: linux-kernel@vger.kernel.org --- Changes from v3: * Added the function description in the kernel-doc style. (Borislav Petkov) * Removed 'no functional change' in the changelog. (Borislav Petkov) --- arch/x86/kernel/fpu/xstate.c | 80 ++++++++++++++++++++++-------------- 1 file changed, 50 insertions(+), 30 deletions(-) diff --git a/arch/x86/kernel/fpu/xstate.c b/arch/x86/kernel/fpu/xstate.c index daf76108aa5f..84b55f51bdb7 100644 --- a/arch/x86/kernel/fpu/xstate.c +++ b/arch/x86/kernel/fpu/xstate.c @@ -175,6 +175,40 @@ static bool xfeature_is_supervisor(int xfeature_nr) return ecx & 1; } +/** + * get_xstate_comp_offset() - Find the feature's offset in the compacted format + * @mask: This bitmap tells which components reserved in the format. + * @feature_nr: The feature number + * + * Returns: The offset value + */ +static unsigned int get_xstate_comp_offset(u64 mask, int feature_nr) +{ + u64 xmask = BIT_ULL(feature_nr + 1) - 1; + unsigned int next_offset, offset = 0; + int i; + + if ((mask & xmask) == (xfeatures_mask_all & xmask)) + return xstate_comp_offsets[feature_nr]; + + /* + * With the given mask, no relevant size is found. Calculate it by summing + * up each state size. + */ + + next_offset = FXSAVE_SIZE + XSAVE_HDR_SIZE; + + for (i = FIRST_EXTENDED_XFEATURE; i <= feature_nr; i++) { + if (!(mask & BIT_ULL(i))) + continue; + + offset = xstate_aligns[i] ? ALIGN(next_offset, 64) : next_offset; + next_offset += xstate_sizes[i]; + } + + return offset; +} + /** * get_xstate_size() - calculate an xstate buffer size * @mask: This bitmap tells which components reserved in the buffer. @@ -186,9 +220,8 @@ static bool xfeature_is_supervisor(int xfeature_nr) */ unsigned int get_xstate_size(u64 mask) { - unsigned int size; - u64 xmask; - int i, nr; + unsigned int offset; + int nr; if (!mask) return 0; @@ -207,24 +240,8 @@ unsigned int get_xstate_size(u64 mask) if (!using_compacted_format()) return xstate_offsets[nr] + xstate_sizes[nr]; - xmask = BIT_ULL(nr + 1) - 1; - - if (mask == (xmask & xfeatures_mask_all)) - return xstate_comp_offsets[nr] + xstate_sizes[nr]; - - /* - * With the given mask, no relevant size is found so far. So, calculate - * it by summing up each state size. - */ - for (size = FXSAVE_SIZE + XSAVE_HDR_SIZE, i = FIRST_EXTENDED_XFEATURE; i <= nr; i++) { - if (!(mask & BIT_ULL(i))) - continue; - - if (xstate_aligns[i]) - size = ALIGN(size, 64); - size += xstate_sizes[i]; - } - return size; + offset = get_xstate_comp_offset(mask, nr); + return offset + xstate_sizes[nr]; } /* @@ -1042,17 +1059,20 @@ static void *__raw_xsave_addr(struct fpu *fpu, int xfeature_nr) { void *xsave; - if (!xfeature_enabled(xfeature_nr)) { - WARN_ON_FPU(1); - return NULL; - } - - if (fpu) - xsave = &fpu->state->xsave; - else + if (!xfeature_enabled(xfeature_nr)) + goto not_found; + else if (!fpu) xsave = &init_fpstate.xsave; + else if (!(fpu->state_mask & BIT_ULL(xfeature_nr))) + goto not_found; + else + xsave = &fpu->state->xsave; + + return xsave + get_xstate_comp_offset(fpu->state_mask, xfeature_nr); - return xsave + xstate_comp_offsets[xfeature_nr]; +not_found: + WARN_ON_FPU(1); + return NULL; } /* * Given the xsave area and a state inside, this function returns the -- 2.17.1