Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1741720pxb; Mon, 22 Feb 2021 09:42:37 -0800 (PST) X-Google-Smtp-Source: ABdhPJwdalJ13nxKzJf71D8eJwzoFvR/uhU5idmf1YzKePgZDfTMIhHuAkRWqO6s5zmeB4+Ny9Dm X-Received: by 2002:a17:907:9614:: with SMTP id gb20mr21458475ejc.157.1614015757464; Mon, 22 Feb 2021 09:42:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614015757; cv=none; d=google.com; s=arc-20160816; b=Hw+3Wjx5iHZIKj1RJCl67n49Tx5HCyOi4Nua/GjjdLOipiD0O4EVRzEboKuK9kcfZY AUdOvV59ReHrTu3jKU7OhHh3GFHhwRcmAtyiv7dGIz/woyKHqDN2pfidAZcEPxBxN60u K91MdQHUwQuhnYZ73HRQiIeLaMJQX63F5EsRgVk1TBLT/Dq7Pjf25C9IgngnjAx0v7FN VLxgYhiyCReGTW/Ily/V7KKIzYQMrfHndhM/02Qzn7ExyE8jYR/nFbLoCnpFvProebh6 2dXeXj4KuaxMjs5dCMIJIKOAfr74Ee+VnVrAdotbSKUx0veYUdruVx/lvVvC2aj8Am2f 6ZYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:subject:from :references:cc:to; bh=gHzc5nNLZwXRf9JvO4eXTEEtau/S6KIKC/YhL30JTvg=; b=D9EA1+JdDy/dVZxiepCskJh/K0dN5LqjVKCmDHlbzb9AA5abaZRvcTCpA9LYNsCXva +2GRrDGdhJSzwPVOz15yA6486PIjJgL3l8R/cmi+KEJfRZYhUi6jd/3prjuOgZADQV5f WcKMVefF0bA1doaBRunGXcmdtr38fX50HtyVFbEQUcPfuru/8R09oHWHKJyNP7uXPFPw ezb0YXy2o4b+ER1RuTirZIaIZXqG4iOH37FcYBhwQhGCQdoyy87tglfCT3UigdziJ3L0 qktqUydSPkKG76L7zVu0FV+nNKf8WCkQohjRsHeCBVRmKPDnPSbWXqy4uvQNXD6RDLhr 94yA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=marcan.st Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o17si12187886edz.582.2021.02.22.09.42.14; Mon, 22 Feb 2021 09:42:37 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=marcan.st Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231416AbhBVRkG (ORCPT + 99 others); Mon, 22 Feb 2021 12:40:06 -0500 Received: from marcansoft.com ([212.63.210.85]:59694 "EHLO mail.marcansoft.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230213AbhBVRj6 (ORCPT ); Mon, 22 Feb 2021 12:39:58 -0500 Received: from [127.0.0.1] (localhost [127.0.0.1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: marcan@marcan.st) by mail.marcansoft.com (Postfix) with ESMTPSA id 453DA41982; Mon, 22 Feb 2021 17:39:13 +0000 (UTC) To: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Catalin Marinas , James Morse , Marc Zyngier , Thomas Gleixner , Will Deacon References: <20210219113904.41736-8-mark.rutland@arm.com> <20210219172530.45805-1-marcan@marcan.st> <20210219182641.GB84857@C02TD0UTHF1T.local> From: Hector Martin Subject: Re: [PATCH 7/8 v1.5] arm64: Always keep DAIF.[IF] in sync Message-ID: <8c955dd3-8f40-3837-da33-7e117b357a35@marcan.st> Date: Tue, 23 Feb 2021 02:39:11 +0900 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.6.0 MIME-Version: 1.0 In-Reply-To: <20210219182641.GB84857@C02TD0UTHF1T.local> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: es-ES Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20/02/2021 03.26, Mark Rutland wrote: > On Sat, Feb 20, 2021 at 02:25:30AM +0900, Hector Martin wrote: >> Apple SoCs (A11 and newer) have some interrupt sources hardwired to the >> FIQ line. We implement support for this by simply treating IRQs and FIQs >> the same way in the interrupt vectors. >> >> To support these systems, the FIQ mask bit needs to be kept in sync with >> the IRQ mask bit, so both kinds of exceptions are masked together. No >> other platforms should be delivering FIQ exceptions right now, and we >> already unmask FIQ in normal process context, so this should not have an >> effect on other systems - if spurious FIQs were arriving, they would >> already panic the kernel. > > This looks good to me; I've picked this up and pushed out my arm64/fiq > branch [1,2] incorporating this, tagged as arm64-fiq-20210219. > > I'll give this version a few days to gather comments before I post a v2. > > [1] git://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git arm64/fiq > [2] https://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git/log/?h=arm64/fiqA Thanks! Any chance you can do a rebase on top of torvalds/master? Since Marc's nVHE changes went in, we're going to need to add a workaround patch for the M1's lack of nVHE mode, which is going to be in the next version of my M1 bringup series - but right now that would involve telling people to merge two trees to build a base to apply it on, which is sub-optimal. -- Hector Martin (marcan@marcan.st) Public Key: https://mrcn.st/pub