Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1785824pxb; Mon, 22 Feb 2021 10:48:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJySIPwXMjGs9Knad7bE0qLdFhJDdEtvpMtBReGNYj1QBRcXz8djRFM7gIif9mLigGAq/K1n X-Received: by 2002:a05:6402:5112:: with SMTP id m18mr24295469edd.129.1614019682961; Mon, 22 Feb 2021 10:48:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614019682; cv=none; d=google.com; s=arc-20160816; b=jejE1jbhOexT3hIJfnEE6wryR2aTYWTCCKAcT5+n0pkAcn0k/yUS1/ZS8j4muT9JUz Zxy/269jGdummW7UV3A/gbO4sU5zgXywwp8LvPvCTnXl89rg94oFOKyMR2HwQ5RuMmSe uL3PUjK+Of9VmjZkrZgI42PmoSmvh5naKFAr1HOiRFR3VhYStW5Eg5TGPhV4vkYbgk/e LZYl/ZRk9HhC6C8W7dEfbSWy7C557GF/XU4T4FEhoWIfHa8Izg+bUPt0VBKC9Zw5xlTK foEuYPiEgopZ8foONSKfM+gXBbcwSOyKTH4OSVsrCNbS9MKfJg385CL/QknNjwPAhcCu xqdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=DbTWN+pV9VEV2TI1EaD42PaK6rqRG4PIxN7t9hMv4xk=; b=M5Y+qRhf8a8X2i5Vk2HAsx8+98VxYHrxvMbSV6CYQ7+lGhG+MioeaHX2ioZs6Rl6xO moYGXP+dMyUfgo80DXUJklXet53pzWhOnjNUyV90DWU380s54Zl08p57f1cekNbEqF3y H3S9vNSsN1hLbbH0x3uumma6BDeYvlb/BmuEj3/JrqOfc52Nqd4T1xEdByow5Cc7kkpM r8HxO6mhtNPqrmEekAUe/qfanPftBoRK3gl0TENBW4nA30zpeXKxXjEK0EZCMj853Bki fdktwfj5thUlb683jZ4VbE36g1VWYR4qlHTVIx1jQiKq3BWhUidkjwb6UJM856EM1nDe KW9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o10si8819146ejx.754.2021.02.22.10.47.39; Mon, 22 Feb 2021 10:48:02 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231301AbhBVSqj (ORCPT + 99 others); Mon, 22 Feb 2021 13:46:39 -0500 Received: from foss.arm.com ([217.140.110.172]:33386 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231336AbhBVSoO (ORCPT ); Mon, 22 Feb 2021 13:44:14 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id AC72A1FB; Mon, 22 Feb 2021 10:43:24 -0800 (PST) Received: from C02TD0UTHF1T.local (unknown [10.57.51.127]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id CBC3C3F73B; Mon, 22 Feb 2021 10:43:22 -0800 (PST) Date: Mon, 22 Feb 2021 18:43:20 +0000 From: Mark Rutland To: Hector Martin Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Catalin Marinas , James Morse , Marc Zyngier , Thomas Gleixner , Will Deacon Subject: Re: [PATCH 7/8 v1.5] arm64: Always keep DAIF.[IF] in sync Message-ID: <20210222184320.GD77517@C02TD0UTHF1T.local> References: <20210219113904.41736-8-mark.rutland@arm.com> <20210219172530.45805-1-marcan@marcan.st> <20210219182641.GB84857@C02TD0UTHF1T.local> <8c955dd3-8f40-3837-da33-7e117b357a35@marcan.st> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <8c955dd3-8f40-3837-da33-7e117b357a35@marcan.st> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Feb 23, 2021 at 02:39:11AM +0900, Hector Martin wrote: > On 20/02/2021 03.26, Mark Rutland wrote: > > On Sat, Feb 20, 2021 at 02:25:30AM +0900, Hector Martin wrote: > > > Apple SoCs (A11 and newer) have some interrupt sources hardwired to the > > > FIQ line. We implement support for this by simply treating IRQs and FIQs > > > the same way in the interrupt vectors. > > > > > > To support these systems, the FIQ mask bit needs to be kept in sync with > > > the IRQ mask bit, so both kinds of exceptions are masked together. No > > > other platforms should be delivering FIQ exceptions right now, and we > > > already unmask FIQ in normal process context, so this should not have an > > > effect on other systems - if spurious FIQs were arriving, they would > > > already panic the kernel. > > > > This looks good to me; I've picked this up and pushed out my arm64/fiq > > branch [1,2] incorporating this, tagged as arm64-fiq-20210219. > > > > I'll give this version a few days to gather comments before I post a v2. > > > > [1] git://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git arm64/fiq > > [2] https://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git/log/?h=arm64/fiqA > > Thanks! Any chance you can do a rebase on top of torvalds/master? Since > Marc's nVHE changes went in, we're going to need to add a workaround patch > for the M1's lack of nVHE mode, which is going to be in the next version of > my M1 bringup series - but right now that would involve telling people to > merge two trees to build a base to apply it on, which is sub-optimal. I generally try to base on a stable tag/commit, so I'd prefer to avoid rebasing the development branch until rc1 if possible. I've pushed out a new arm64-fiq-mainline-20210222 tag rebased atop torvalds/master: git://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git arm64-fiq-mainline-20210222 https://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git/tag/?h=arm64-fiq-mainline-20210222 ... leaving the main branch atop v5.11. Is that good enough for now? If that's painful for development I can shuffle the main branch along too. Thanks, Mark.