Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <20210222122406.41782-1-benjamin.gaignard@collabora.com>
 <20210222122406.41782-9-benjamin.gaignard@collabora.com> <20210223003442.GA2516123@robh.at.kernel.org>
 <25f30110-d655-2d77-d3b7-30c1c61f6965@collabora.com>
In-Reply-To: <25f30110-d655-2d77-d3b7-30c1c61f6965@collabora.com>
From:   Rob Herring <robh@kernel.org>
Date:   Tue, 23 Feb 2021 08:31:08 -0600
Message-ID: <CAL_JsqJGZK2C8mcDiYa4yfKxf4sKykxSQ-Nfr4bi_u_OcAxW_Q@mail.gmail.com>
Subject: Re: [PATCH v3 8/9] dt-bindings: media: nxp,imx8mq-vpu: Update bindings
To:     Benjamin Gaignard <benjamin.gaignard@collabora.com>
Cc:     Ezequiel Garcia <ezequiel@collabora.com>,
        Philipp Zabel <p.zabel@pengutronix.de>,
        Mauro Carvalho Chehab <mchehab@kernel.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Sascha Hauer <kernel@pengutronix.de>,
        Fabio Estevam <festevam@gmail.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Maxime Ripard <mripard@kernel.org>,
        Paul Kocialkowski <paul.kocialkowski@bootlin.com>,
        Chen-Yu Tsai <wens@csie.org>,
        Jernej Skrabec <jernej.skrabec@siol.net>,
        Peng Fan <peng.fan@nxp.com>,
        Hans Verkuil <hverkuil-cisco@xs4all.nl>,
        Dan Carpenter <dan.carpenter@oracle.com>,
        Linux Media Mailing List <linux-media@vger.kernel.org>,
        "open list:ARM/Rockchip SoC..." <linux-rockchip@lists.infradead.org>,
        devicetree@vger.kernel.org,
        linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        Collabora Kernel ML <kernel@collabora.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

On Tue, Feb 23, 2021 at 2:04 AM Benjamin Gaignard
<benjamin.gaignard@collabora.com> wrote:
>
>
> Le 23/02/2021 =C3=A0 01:34, Rob Herring a =C3=A9crit :
> > On Mon, Feb 22, 2021 at 01:24:05PM +0100, Benjamin Gaignard wrote:
> >> The current bindings seem to make the assumption that the
> >> two VPUs hardware blocks (G1 and G2) are only one set of
> >> registers.
> >> After implementing the VPU reset driver and G2 decoder driver
> >> it shows that all the VPUs are independent and don't need to
> >> know about the registers of the other blocks.
> >> Remove from the bindings the need to set all blocks register
> >> but keep reg-names property because removing it from the driver
> >> may affect other variants.
> >>
> >> Signed-off-by: Benjamin Gaignard <benjamin.gaignard@collabora.com>
> >> ---
> >> version 2:
> >> - be more verbose about why I change the bindings
> >> Keep in mind that series comes after: https://www.spinics.net/lists/ar=
m-kernel/msg875766.html
> >> without that review and ack it won't work
> > Better, but you've still mentioned nothing about breaking compatibility=
.
> > Why is that okay?
>
> Because this reg-names wasn't used before for this variant so remove it w=
on't change anything.

It is the reset changes in the driver that break. The driver
previously got the 'ctrl' registers whether it went by name or index,
right? With an old DTB and a kernel with the changes (and vice-versa),
you'll have nothing to handle the VPU resets because the VPU reset
node doesn't exist. It could work if the default state is not held in
reset.

At least the removal of 'ctrl' registers belongs in the reset changes serie=
s.

Rob