Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp999705pxb; Thu, 25 Feb 2021 23:07:55 -0800 (PST) X-Google-Smtp-Source: ABdhPJwa6KS+JMm/s6kr5zYLY4mrNjgTro23SoiYQ/3qocTI7BhmMQ9BEHfn4SEqghgm6ZNDBb+2 X-Received: by 2002:a17:906:3388:: with SMTP id v8mr1791186eja.278.1614323275237; Thu, 25 Feb 2021 23:07:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614323275; cv=none; d=google.com; s=arc-20160816; b=l51QXhqaV+0BZRcYwaCnyzpLn+jlpjkKWu7F5ZbbqglMnmjyT4vdI/zw1kiaW8TWEa QndEBtkvTR9pTk5mLhBBlNI/qCEt2HQqUOOfzNyHGv6AbpOzIowONvceGVgEDz/Oi2iu FOSoJhdppXqV2fVEfzLaIBenDKKCZzo1s0iuzrWBnSE7o4KlRjpwq3sgC1QmzSlVsi7u Dt+H8tseCYh8gKBtWXLee5UGcc9iPVTyrf2X3gAJfm56Zbl9z1uxXWjKrDg1HehH7nbM NFQJ4n3ygnxTKEa/O81dHJp7dITWvlTljdHxYkEsgX+142cfK5DuU2qpKCp5rRiGDJUt ZEJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=6WNcoMTUVL/TQoEetougRy4ClMiduSo3uj9jsME+M3w=; b=j+R5mqNOLI1tc1MetK04U4VGmNVbZfhgQ2SaDd1TVvQ6O21ojBnDbb34L+iG7fdrnh dvpcweZTefmfwQT3Oj9TZ5+x1rRlEoyZLwvudXNtDJ8x65Hp1b+Ew/j5P2i1O9BkkHGJ Ipjfyce2FjtgCzqIB3GvAYk8+K2I+kHFXcHARqMkF+L07/fxIjZGScK4spFAUOY9rwi3 3SKDY3yLU6tQMwA89PP/w4IiO92z++wC/p4UebZJ/ml0FI1oIyuc2th6nhHAGfhK5b6T wSS3VFOx4lKRvJtsKD0yt9yx0FkMWT2VzVApmivpqzxECSEI3mxnuHqLS+qXeEJx7dLa p9dg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=p0mtj1P1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o9si5018319edw.190.2021.02.25.23.07.32; Thu, 25 Feb 2021 23:07:55 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=p0mtj1P1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230095AbhBZHEm (ORCPT + 99 others); Fri, 26 Feb 2021 02:04:42 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40712 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230037AbhBZHEN (ORCPT ); Fri, 26 Feb 2021 02:04:13 -0500 Received: from mail-pl1-x62f.google.com (mail-pl1-x62f.google.com [IPv6:2607:f8b0:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 331CEC06178B for ; Thu, 25 Feb 2021 23:03:32 -0800 (PST) Received: by mail-pl1-x62f.google.com with SMTP id z7so4812188plk.7 for ; Thu, 25 Feb 2021 23:03:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=6WNcoMTUVL/TQoEetougRy4ClMiduSo3uj9jsME+M3w=; b=p0mtj1P1EFejlCrQoCdFRU1deZhOgK3WbhtkB055ej+7A69R6fWJUKeiYulaRBnrD2 IQ8DJ6bj+INlUjj/SchigUxG11fQ9wHl+RqW8A/6qUlIZs41qIwrChUhGg99FWMCNRx3 pEBM+RY3YaykzMmrH9kklIh63j58ykLaSId4Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=6WNcoMTUVL/TQoEetougRy4ClMiduSo3uj9jsME+M3w=; b=uSaOa2BFbU5lqkorL7yu3312gZrQzj03hrc2J1zNmQhuHkvka2oZcn1+BAaVub5z5h bpfBOdeCVezMPBg6g/iPR2yExdTl2Z5V0Jv6JmqZfSgUKPnwxjoI0+sufwo5gOCzGVFD 9moodqAEODtmOvgsA29rjYW5J5Tca9HsTU5nrQj1kaI6xYt/FTmVwLbLJSlBHllwGZWp AQftrv1NS+wRL4ubFJW1TwLbkbYTAoQZZwSrsD+RFoRoG8oRsjDlvy6Vm2jrYhiz+/ZH BJmX7l4xqafIUY0tsVNYCGCQvM/o2x2EnBpbw8sveLNcW8BxP9zLKO9P8TA3dcvK0QLY xCcw== X-Gm-Message-State: AOAM531GcGBxPS/NRTaO+Nu0hTCzc9tFmIbrmRpinCZYodMyPB8SLgTb Kbcyb673KTl40ybermP6f4rg8Q== X-Received: by 2002:a17:902:b902:b029:e4:156d:68be with SMTP id bf2-20020a170902b902b02900e4156d68bemr1758350plb.19.1614323011778; Thu, 25 Feb 2021 23:03:31 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.220]) by smtp.gmail.com with ESMTPSA id f7sm7592156pjh.45.2021.02.25.23.03.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Feb 2021 23:03:31 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Matteo Lisi , Francesco Utel , Mirko Ardinghi Subject: [PATCH v2 02/10] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 SoM Date: Fri, 26 Feb 2021 12:32:56 +0530 Message-Id: <20210226070304.8028-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210226070304.8028-1-jagan@amarulasolutions.com> References: <20210226070304.8028-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. General features: - STM32MP157AAC - Up to 1GB DDR3L-800 - 512MB Nand flash - I2S MicroGEA STM32MP1 needs to mount on top of Engicam MicroDev carrier boards for creating complete platform solutions. Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Francesco Utel Signed-off-by: Mirko Ardinghi Signed-off-by: Jagan Teki --- Changes for v2: - none .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 147 ++++++++++++++++++ 1 file changed, 147 insertions(+) create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi new file mode 100644 index 000000000000..97d569107bfe --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi @@ -0,0 +1,147 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,microgea-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + reg = <0xc0000000 0x10000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vin: regulator-vin { + compatible = "regulator-fixed"; + regulator-name = "vin"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vddq_ddr: regulator-vddq-ddr { + compatible = "regulator-fixed"; + regulator-name = "vddq_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + vin-supply = <&vin>; + }; +}; + +&dts { + status = "okay"; +}; + +&fmc { + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&fmc_pins_a>; + pinctrl-1 = <&fmc_sleep_pins_a>; + status = "okay"; + + nand-controller@4,0 { + status = "okay"; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; -- 2.25.1