Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1236000pxb; Fri, 26 Feb 2021 06:09:00 -0800 (PST) X-Google-Smtp-Source: ABdhPJwClECDTD9BpnQChD9XoDc3LrX1+rALmtf4+ibrgPB2zqOY9PNzNlg8oVbbVLy7djfHVhYN X-Received: by 2002:a50:eb49:: with SMTP id z9mr3673416edp.234.1614348540532; Fri, 26 Feb 2021 06:09:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614348540; cv=none; d=google.com; s=arc-20160816; b=XdkS3FAvM6zKozPPSKyi28PjmBqziqY0eZIrhWRdN6725NzZLIGif7UXT8g30aB7HZ REi/823QEhn/Gx7yTGfjYu7mQ1Zerhy7UX3QYelsnk1w8Wz+yc5Z1KAvZBq9yaI+u8t9 uzlVHDMxqATMDv5l8fTcUpBbW1cnlxz/C6KCbUYVS59r2P/mJJwEHAGBKDMSDAv1/NmC X/+ojRZvs8ZRYpyLu7AdqtbcIIw12rG5UURurSKFiW4TJQdmd1pNXQaSfFYQzXIFj5zF nEx27q4ZS/cp+wlNOV3dIUuSduRdsrN5Hby/VMc5GnRogzS+bf7/AJNoEsuj7uHxxRJr C0Fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=RVEpj42fxKVmRagY12UFxBkHQFcIrq38S/b9Eu6VFIM=; b=DeImXpYaMEF2CwbAxHz6TxXaOMZNxWkr7IzHM8nIEUDTiYcAPIz92uhnyLc9bpBRIF ChBalhN9ZunSa48i5QDYBSPQJ0oNVLYB+mha2+2eB9LMpnzi5wS/LMX3+8NwtZpmid0U 44LssWJIutDvEVSMudo8V4FfXeew8qbEv3Wu9SP5TuTPwu8cL9J5zo9AF08lXsTDgUYI xIaGSgT6X5DrfjLLhGeBYsm5JS8cuSqEiOtntUVemTju3VQ9HWRTF2ZbLcy5uNbkAxe7 cVbCiwwhRAonaBXVlmrkbucOT3vVi2GgDmkrdIorbjkrNIAVtwFt+KCpUHd8NBP3NtBH D+uw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hp31si6382662ejc.285.2021.02.26.06.08.36; Fri, 26 Feb 2021 06:09:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230212AbhBZOHJ (ORCPT + 99 others); Fri, 26 Feb 2021 09:07:09 -0500 Received: from mx2.suse.de ([195.135.220.15]:55054 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230105AbhBZOFA (ORCPT ); Fri, 26 Feb 2021 09:05:00 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.221.27]) by mx2.suse.de (Postfix) with ESMTP id D637FB077; Fri, 26 Feb 2021 14:03:21 +0000 (UTC) From: Nicolas Saenz Julienne To: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: f.fainelli@gmail.com, robh+dt@kernel.org, robin.murphy@arm.com, ardb@kernel.org, hch@infradead.org, narmstrong@baylibre.com, dwmw2@infradead.org, linux@armlinux.org.uk, catalin.marinas@arm.com, arnd@arndb.de, will@kernel.org, Nicolas Saenz Julienne Subject: [RFC 09/13] iommu/arm-smmu: Make use of dev_64bit_mmio_supported() Date: Fri, 26 Feb 2021 15:03:01 +0100 Message-Id: <20210226140305.26356-10-nsaenzjulienne@suse.de> X-Mailer: git-send-email 2.30.1 In-Reply-To: <20210226140305.26356-1-nsaenzjulienne@suse.de> References: <20210226140305.26356-1-nsaenzjulienne@suse.de> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some arm SMMU implementations might sit on a bus that doesn't support 64bit memory accesses. In that case default to using hi_lo_{readq, writeq}() and BUG if such platform tries to use AArch64 formats as they rely on writeq()'s atomicity. Signed-off-by: Nicolas Saenz Julienne --- drivers/iommu/arm/arm-smmu/arm-smmu.c | 9 +++++++++ drivers/iommu/arm/arm-smmu/arm-smmu.h | 9 +++++++-- 2 files changed, 16 insertions(+), 2 deletions(-) diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu.c b/drivers/iommu/arm/arm-smmu/arm-smmu.c index d8c6bfde6a61..239ff42b20c3 100644 --- a/drivers/iommu/arm/arm-smmu/arm-smmu.c +++ b/drivers/iommu/arm/arm-smmu/arm-smmu.c @@ -1889,6 +1889,15 @@ static int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu) smmu->features |= ARM_SMMU_FEAT_FMT_AARCH64_64K; } + /* + * 64bit accesses not possible through the interconnect, AArch64 + * formats depend on it. + */ + BUG_ON(!dev_64bit_mmio_supported(smmu->dev) && + smmu->features & (ARM_SMMU_FEAT_FMT_AARCH64_4K | + ARM_SMMU_FEAT_FMT_AARCH64_16K | + ARM_SMMU_FEAT_FMT_AARCH64_64K)); + if (smmu->impl && smmu->impl->cfg_probe) { ret = smmu->impl->cfg_probe(smmu); if (ret) diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu.h b/drivers/iommu/arm/arm-smmu/arm-smmu.h index d2a2d1bc58ba..997d13a21717 100644 --- a/drivers/iommu/arm/arm-smmu/arm-smmu.h +++ b/drivers/iommu/arm/arm-smmu/arm-smmu.h @@ -477,15 +477,20 @@ static inline void arm_smmu_writel(struct arm_smmu_device *smmu, int page, { if (smmu->impl && unlikely(smmu->impl->write_reg)) smmu->impl->write_reg(smmu, page, offset, val); - else + else if (dev_64bit_mmio_supported(smmu->dev)) writel_relaxed(val, arm_smmu_page(smmu, page) + offset); + else + hi_lo_writeq_relaxed(val, arm_smmu_page(smmu, page) + offset); } static inline u64 arm_smmu_readq(struct arm_smmu_device *smmu, int page, int offset) { if (smmu->impl && unlikely(smmu->impl->read_reg64)) return smmu->impl->read_reg64(smmu, page, offset); - return readq_relaxed(arm_smmu_page(smmu, page) + offset); + else if (dev_64bit_mmio_supported(smmu->dev)) + return readq_relaxed(arm_smmu_page(smmu, page) + offset); + else + return hi_lo_readq_relaxed(arm_smmu_page(smmu, page) + offset); } static inline void arm_smmu_writeq(struct arm_smmu_device *smmu, int page, -- 2.30.1