Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3084894pxb; Mon, 1 Mar 2021 00:49:00 -0800 (PST) X-Google-Smtp-Source: ABdhPJyvCf/vtiGFgUbnUYx7wmiYOlMXVh5du8Rmzzl6CtW2x6G7i5Gcz32xybo70bn1W67bbcof X-Received: by 2002:a17:906:3cf1:: with SMTP id d17mr15004341ejh.343.1614588540148; Mon, 01 Mar 2021 00:49:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614588540; cv=none; d=google.com; s=arc-20160816; b=Ev/uuJBhmv3zVoxkOXCWvT+4X1GtIBB9bUXvDXFvX8xFp9S9XBDirivdSWEXj5SiiL sIpjvih6rCoYo9h9G1osSCg/iR+bW/+OAj+J6tfmXZrBXEkjEG5aUY4aDPWwHImDAnUc ixhfQxc30Ot5SQpoCtq59WxcvM3ORsH3PSfcCwdTiJRK1mUNeULetWnEOQnOTqN8JoQy mKmDDXarvdmvTkM3lMCqkVYjKFNkmyHcu3AXCTZpy+hFp0hUlhOV/W9lE4l/QytHQvwm SHXixQmaz91Z83n39u1ZhmMcyVAIjtUgWx1kyzOVAlYtt0EdKUh3ORRzmVGVoT+vo2oW aumA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :sender:dkim-signature; bh=Cey4WVl7LtaCP6MJNq4HJn9FVmHktZGEEAE5nLQ/M8A=; b=zxyRh7Lt2t7a4CwtmwpMGbazsDq3Dc3fBsYLijYvSO4gixMJ4bAmC49dAd5vG9A2NF LI57ihiPRPGINdEaXSeMrqdlfz9bNEBfNgbCPjRct0AYFAf8a2onfNcdR398PV+v9UIZ oovZ957w4pVDJ9A6KEKOqXrBptWv9DFoXIi++I5z+hw0wqHD/tH/57Ay6BmAGsz+yMIL 99ookrGt+1yOmjXVyQ7UpS3uRW1WP4YM+mgg73qE3RkUzESAaFC0nCQFqgkhT3O36lso 9u0CZcHsLKeJtmnXOlenGstHjY6chiH/MYYupkA/dxwglz/lLhvqK25Jwjow9gCrbKQx Fr4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=msX9yDzf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id fx8si8474221ejb.481.2021.03.01.00.48.37; Mon, 01 Mar 2021 00:49:00 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=msX9yDzf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233444AbhCAIr3 (ORCPT + 99 others); Mon, 1 Mar 2021 03:47:29 -0500 Received: from m42-2.mailgun.net ([69.72.42.2]:46615 "EHLO m42-2.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233445AbhCAIqO (ORCPT ); Mon, 1 Mar 2021 03:46:14 -0500 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1614588348; h=Message-ID: References: In-Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=Cey4WVl7LtaCP6MJNq4HJn9FVmHktZGEEAE5nLQ/M8A=; b=msX9yDzfT02Z7rRyMhfib8r0n4Lfa3NDw3tpSA9FRrZUFzG0yF4s9bqq5UL0pU/8RCNDLCuH TQ6kcwh03FGvP6rlM3yFBjXaAHmMCLFkXpGs3Np83hqJyNY0eYiIxxrCoCK/tjNRFtw6TPBq iqDShotS/dqqEkX4YVu7zPQGdl0= X-Mailgun-Sending-Ip: 69.72.42.2 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n03.prod.us-west-2.postgun.com with SMTP id 603ca9997aa94c52e7f31704 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Mon, 01 Mar 2021 08:45:13 GMT Sender: kgunda=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id C8F33C43463; Mon, 1 Mar 2021 08:45:13 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: kgunda) by smtp.codeaurora.org (Postfix) with ESMTPSA id EA03EC43462; Mon, 1 Mar 2021 08:45:12 +0000 (UTC) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Mon, 01 Mar 2021 14:15:12 +0530 From: kgunda@codeaurora.org To: Daniel Thompson Cc: bjorn.andersson@linaro.org, jingoohan1@gmail.com, lee.jones@linaro.org, b.zolnierkie@samsung.com, dri-devel@lists.freedesktop.org, jacek.anaszewski@gmail.com, pavel@ucw.cz, robh+dt@kernel.org, mark.rutland@arm.com, linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Andy Gross , linux-arm-msm@vger.kernel.org, linux-fbdev@vger.kernel.org, phone-devel@vger.kernel.org Subject: Re: [PATCH V2 2/2] backlight: qcom-wled: Correct the sync_toggle sequence In-Reply-To: <20210226172601.aknj2d4hghkkqjol@maple.lan> References: <1614341544-5306-1-git-send-email-kgunda@codeaurora.org> <1614341544-5306-3-git-send-email-kgunda@codeaurora.org> <20210226172601.aknj2d4hghkkqjol@maple.lan> Message-ID: <0cca377c2a7648c5f1606e38ba1b7d4d@codeaurora.org> X-Sender: kgunda@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2021-02-26 22:56, Daniel Thompson wrote: > On Fri, Feb 26, 2021 at 05:42:24PM +0530, Kiran Gunda wrote: >> As per the current implementation, after FSC (Full Scale Current) >> and brightness update the sync bits are transitioned from 1 to 0. > > This still seems to incorrectly describe the current behaviour. > > Surely in most cases (i.e. every time except the first) the value of > the > sync bit is 0 when the function is called and we get both a 0 to 1 > and then a 1 to 0 transition. > > That is why I recommended set-then-clear terminology to describe the > current behaviour. It is concise and correct. > > > Daniel. > > > Okay. Actually I have mentioned the "clear-and-set" in explaining the fix. Let me modify the same terminology in explaining the problem case also. >> But, the FSC and brightness sync takes place during a 0 to 1 >> transition of the sync bits. So the hardware team recommends a >> clear-then-set approach in order to guarantee such a transition >> regardless of the previous register state. >> >> Signed-off-by: Kiran Gunda >> --- >> drivers/video/backlight/qcom-wled.c | 12 ++++++------ >> 1 file changed, 6 insertions(+), 6 deletions(-) >> >> diff --git a/drivers/video/backlight/qcom-wled.c >> b/drivers/video/backlight/qcom-wled.c >> index aef52b9..19f83ac 100644 >> --- a/drivers/video/backlight/qcom-wled.c >> +++ b/drivers/video/backlight/qcom-wled.c >> @@ -337,13 +337,13 @@ static int wled3_sync_toggle(struct wled *wled) >> >> rc = regmap_update_bits(wled->regmap, >> wled->ctrl_addr + WLED3_SINK_REG_SYNC, >> - mask, mask); >> + mask, WLED3_SINK_REG_SYNC_CLEAR); >> if (rc < 0) >> return rc; >> >> rc = regmap_update_bits(wled->regmap, >> wled->ctrl_addr + WLED3_SINK_REG_SYNC, >> - mask, WLED3_SINK_REG_SYNC_CLEAR); >> + mask, mask); >> >> return rc; >> } >> @@ -353,17 +353,17 @@ static int wled5_mod_sync_toggle(struct wled >> *wled) >> int rc; >> u8 val; >> >> - val = (wled->cfg.mod_sel == MOD_A) ? WLED5_SINK_REG_SYNC_MOD_A_BIT : >> - WLED5_SINK_REG_SYNC_MOD_B_BIT; >> rc = regmap_update_bits(wled->regmap, >> wled->sink_addr + WLED5_SINK_REG_MOD_SYNC_BIT, >> - WLED5_SINK_REG_SYNC_MASK, val); >> + WLED5_SINK_REG_SYNC_MASK, 0); >> if (rc < 0) >> return rc; >> >> + val = (wled->cfg.mod_sel == MOD_A) ? WLED5_SINK_REG_SYNC_MOD_A_BIT : >> + WLED5_SINK_REG_SYNC_MOD_B_BIT; >> return regmap_update_bits(wled->regmap, >> wled->sink_addr + WLED5_SINK_REG_MOD_SYNC_BIT, >> - WLED5_SINK_REG_SYNC_MASK, 0); >> + WLED5_SINK_REG_SYNC_MASK, val); >> } >> >> static int wled_ovp_fault_status(struct wled *wled, bool *fault_set) >> -- >> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora >> Forum, >> a Linux Foundation Collaborative Project >>