Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp3327862pxb; Mon, 1 Mar 2021 07:21:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJzSCMucWmk1XJ2k4Fmo8snMMDfbrfJr6/CLmRcFPFaUnIJpEZW/2ACbl0MUiIqDWOKL3pdR X-Received: by 2002:a50:9ea7:: with SMTP id a36mr17050923edf.174.1614612075222; Mon, 01 Mar 2021 07:21:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614612075; cv=none; d=google.com; s=arc-20160816; b=z2GqEzOIM+CYElcWgVpAzhDHX9leBPNAZXkS44JHRlReA4hg8t5YJFHxdKKOkULAVk 8KBpuqp7yrwI1+BOEJ1UB8KH/tjOWZ25/vr+jqp84l6iPwElTo9ljUlestsYD0rVl5s2 asEukKoELT7pDQjUlJxZyXljN3XNOP/SfLQs+MQituKBFVi392emrJnNREzJmu1Dr1rm Mec0+0PVpxGE41ju5UOp5c70UF5olgRkNA1KvBQtnH2KuSt3lXdplW7PDJOywPKVDZV3 QuOoez/twWgAb1PBnw0b5Gu3Tao6fOtskFWBhwX2HsnZyu52oz9Ab73Z/idW49Uv0uHw Y51Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=sw1+UACsmWiTXfTmT1gEsEdJw1yYF9oR3VWQSkUVvGY=; b=q0BaYjVnaMtXy6WCDg3ahNzHC1oXiU70fy6EmfbtujjsAxqbidjoHU5pAstkW/z7c8 ynUtWuD3jJIbpr/QfHsTxYyY1P49SJXIekqhBAqmgiwZNTNSubHmlLyMyvfZRVOxwwuF xzAokC/9WogYtooUAjO8MnQfj+crkIajRyK7Ohq+wZMY01HQ50nhdca7qoErHmaleYM8 KiJGYaNlZYRbZai+zMv7JHexaGEFKM/QiL/ZUluB0zdOQ/rjoUfGQiQbQxasP1JLk9yD UK9t0QsBrakTGSXaPihPsei0LTumEtIE7FtpdT2Hchy0kAv57xyzdkmpCuABJFaFxom2 gT9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bv13si10387993ejb.524.2021.03.01.07.20.51; Mon, 01 Mar 2021 07:21:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236994AbhCAPTM (ORCPT + 99 others); Mon, 1 Mar 2021 10:19:12 -0500 Received: from bhuna.collabora.co.uk ([46.235.227.227]:60412 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237030AbhCAPSt (ORCPT ); Mon, 1 Mar 2021 10:18:49 -0500 Received: from localhost.localdomain (unknown [IPv6:2a01:e0a:4cb:a870:39a1:f0e7:a696:18c8]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: benjamin.gaignard) by bhuna.collabora.co.uk (Postfix) with ESMTPSA id DC6CD1F44E6C; Mon, 1 Mar 2021 15:18:05 +0000 (GMT) From: Benjamin Gaignard To: p.zabel@pengutronix.de, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, festevam@gmail.com, ezequiel@collabora.com, mchehab@kernel.org, gregkh@linuxfoundation.org Cc: kernel@pengutronix.de, linux-imx@nxp.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-rockchip@lists.infradead.org, devel@driverdev.osuosl.org, kernel@collabora.com, benjamin.gaignard@collabora.com Subject: [PATCH v3 0/5] Reset driver for IMX8MQ VPU hardware block Date: Mon, 1 Mar 2021 16:17:49 +0100 Message-Id: <20210301151754.104749-1-benjamin.gaignard@collabora.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The two VPUs inside IMX8MQ share the same control block which can be see as a reset hardware block. In order to be able to add the second VPU (for HECV decoding) it will be more handy if the both VPU drivers instance don't have to share the control block registers. This lead to implement it as an independ reset driver and to change the VPU driver to use it. Please note that this series break the compatibility between the DTB and kernel. This break is limited to IMX8MQ SoC and is done when the driver is still in staging directory. version 3: - Fix error in VPU example node version 2: - Document the change in VPU bindings Benjamin Gaignard (5): dt-bindings: reset: IMX8MQ VPU reset dt-bindings: media: IMX8MQ VPU: document reset usage reset: Add reset driver for IMX8MQ VPU block media: hantro: Use reset driver arm64: dts: imx8mq: Use reset driver for VPU hardware block .../bindings/media/nxp,imx8mq-vpu.yaml | 14 +- .../bindings/reset/fsl,imx8mq-vpu-reset.yaml | 54 ++++++ arch/arm64/boot/dts/freescale/imx8mq.dtsi | 31 +++- drivers/reset/Kconfig | 8 + drivers/reset/Makefile | 1 + drivers/reset/reset-imx8mq-vpu.c | 169 ++++++++++++++++++ drivers/staging/media/hantro/Kconfig | 1 + drivers/staging/media/hantro/imx8m_vpu_hw.c | 61 ++----- include/dt-bindings/reset/imx8mq-vpu-reset.h | 16 ++ 9 files changed, 294 insertions(+), 61 deletions(-) create mode 100644 Documentation/devicetree/bindings/reset/fsl,imx8mq-vpu-reset.yaml create mode 100644 drivers/reset/reset-imx8mq-vpu.c create mode 100644 include/dt-bindings/reset/imx8mq-vpu-reset.h -- 2.25.1