Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp980658pxb; Wed, 3 Mar 2021 23:22:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJxFf6ngQl6eDSxY7vNYH4Szb7jUGGj29UL7Uc/vXyBz8w88lDBAGqgMagNdviGv/H0Pz5QE X-Received: by 2002:aa7:cb8e:: with SMTP id r14mr2803736edt.331.1614842525049; Wed, 03 Mar 2021 23:22:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614842525; cv=none; d=google.com; s=arc-20160816; b=rwSH/mmNhm799a5gzhmAcYu0R8D08i1LjLHfRBch+bBgWQyVh9rBBZLOyiCwBGKP8x JPZTwKbw/NQgAPEV46zhD3HEEZKlfEQ30imL6wr4hJEdDw1bEzZddtFbkwDSxHI82bpw PK37KX7QI6wdY8Kg0qFEQqwNgWAeVMfEGQa49DFpot+5e5IziXM2Vjy9tinNkJg7Mv2T 5bspgierRokg2c783Mi5hTa9cZhWrBfLrrtyPx7488e02q7dF1PWGWQRB58vPENJIiem OXrIHb+n9ZZW+uEViqrN0G9VvH+mTogyg7BjXuXzfBUl/dGczHZAFm35NcsKZ6c0rHM+ tZtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=1CRYhVcuu8s4Cw5PFiF8tO9YJ5r25Xl8k6gov04ULEU=; b=dF2wKlkxQLm5MQYCks6ln5HAlUZjnIkI3KcPqJRyUldkU1Pa9WdhfJ/x8OnIE9/95M Q9oWhwV7GgaeHFMKGtzFkvNQGKkJ3S+OelsW4k6BmeADGtXH6W0Qn7ZkTyPbp58L87/a OAuBLjrbh4zYYtYCeZts60maKCti2e2lCCbdnmlH2aBXu99OJnpRicAQ0GPcZnEt1528 wqHO+MPgPIz1g03wwa7l+Bs1aBJR639LiiK2ecigDlzNAWPRuLnBa90cJy3z8Ocn4G8X 97P4/ofoqO7R2QJEDcQiTQUnBj/xtNBKX9wH/BOlSZ3WsE9A5gzYZ/X7G9jtYRWauFwz pskQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=icZDFe3+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 1si15360227ejo.651.2021.03.03.23.21.42; Wed, 03 Mar 2021 23:22:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=icZDFe3+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1837963AbhCBXCd (ORCPT + 99 others); Tue, 2 Mar 2021 18:02:33 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54582 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2360340AbhCBWTZ (ORCPT ); Tue, 2 Mar 2021 17:19:25 -0500 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6577FC06178A for ; Tue, 2 Mar 2021 14:18:43 -0800 (PST) Received: by mail-wr1-x429.google.com with SMTP id d11so21517514wrj.7 for ; Tue, 02 Mar 2021 14:18:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=1CRYhVcuu8s4Cw5PFiF8tO9YJ5r25Xl8k6gov04ULEU=; b=icZDFe3+5TQTPgxaJkRi0J2naNUIKvlSGc38uO678KNK/kmA4zNGfQrjNBdFvJRRY3 tOQHpH3X2D0muDmTiQVzK2sP5DQ340sdSPgUaPxnBNG0+Zn+PEvPwCrWeSh2ALqCssex FhtkzNF5IHQro9Y4yssjBtOX3z4QRy/zriTrWCTReS6Mwc3Sqcq8AvTN2xfMaEEb5RP5 OgEL31hFr0HKBtYVIGoI6CvNwsiq8H7n0IPNd2n0GlK1TqD4pf+OeXsJAAkAL6za97TA lUtyt0u/gchUFIkW8MT+nfmla4DXFy7dFZOXF9YcmBAiye/3DgGk8aWguq22rIbmG3JB pzkg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=1CRYhVcuu8s4Cw5PFiF8tO9YJ5r25Xl8k6gov04ULEU=; b=mjLGU68WW77gASYNNNinnzmIRWMPidk2TG7QnbG11v3bE+v4PglCuw3VM6J9eaUvCC SDjgQ+ROhu3UiM/vztBXLtC97xZqyTdXhRgipLuUF+Xthd2WETIes4dLTIwa/APrseOX JTcvWEwmVhPe2IXLPB8KOUp/uqMVRorwp850LJmU89/xqtRzsglFINSf0gfcHsMsLVrW vwitp7JdZ33PtzkInlgxhztPRVzmc8nm7Ec1J6xYe7uPheqox9IIxWpu79ZJZlET8uQK n2FxZ84tX6MpQw1WKqRGyI5Ap5Hw1e2/sKjvFQgX138SJ57KxhFQYkx+VZk8Ounu23tn MmDg== X-Gm-Message-State: AOAM531Q2LlsIlbTwwlU9C9MIxeMU7EyPsJ5r51JxCBSyPlRnoQ97/Ee wqV5VyzPP0AE5FUAepcAa2n6jSsP3MQwbw== X-Received: by 2002:a5d:4443:: with SMTP id x3mr8722557wrr.49.1614723521783; Tue, 02 Mar 2021 14:18:41 -0800 (PST) Received: from [192.168.0.41] (lns-bzn-59-82-252-144-192.adsl.proxad.net. [82.252.144.192]) by smtp.googlemail.com with ESMTPSA id i8sm18569330wrx.43.2021.03.02.14.18.40 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 02 Mar 2021 14:18:41 -0800 (PST) Subject: Re: [PATCH v3 10/10] clocksource/drivers/hyper-v: Move handling of STIMER0 interrupts To: Michael Kelley , sthemmin@microsoft.com, kys@microsoft.com, wei.liu@kernel.org, tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, hpa@zytor.com, arnd@arndb.de, linux-hyperv@vger.kernel.org Cc: linux-kernel@vger.kernel.org, x86@kernel.org, linux-arch@vger.kernel.org References: <1614721102-2241-1-git-send-email-mikelley@microsoft.com> <1614721102-2241-11-git-send-email-mikelley@microsoft.com> From: Daniel Lezcano Message-ID: <5495b52c-e619-90c4-0c4f-fdbde9e1ce58@linaro.org> Date: Tue, 2 Mar 2021 23:18:40 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <1614721102-2241-11-git-send-email-mikelley@microsoft.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 02/03/2021 22:38, Michael Kelley wrote: > STIMER0 interrupts are most naturally modeled as per-cpu IRQs. But > because x86/x64 doesn't have per-cpu IRQs, the core STIMER0 interrupt > handling machinery is done in code under arch/x86 and Linux IRQs are > not used. Adding support for ARM64 means adding equivalent code > using per-cpu IRQs under arch/arm64. > > A better model is to treat per-cpu IRQs as the normal path (which it is > for modern architectures), and the x86/x64 path as the exception. Do this > by incorporating standard Linux per-cpu IRQ allocation into the main > SITMER0 driver code, and bypass it in the x86/x64 exception case. For > x86/x64, special case code is retained under arch/x86, but no STIMER0 > interrupt handling code is needed under arch/arm64. > > No functional change. > > Signed-off-by: Michael Kelley Acked-by: Daniel Lezcano [ ... ] -- Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog