Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1130630pxb; Thu, 4 Mar 2021 04:14:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJyTwMiubJTsQ8aybvuDsX5xJ6tkm5Cp+mBbeNQWTHELLB3eX9cbTKBmvhUa+GsSKpBrXwow X-Received: by 2002:a05:6402:3049:: with SMTP id bu9mr4073095edb.104.1614860055346; Thu, 04 Mar 2021 04:14:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614860055; cv=none; d=google.com; s=arc-20160816; b=cpgWRpN/Msc4bNZoeS9sQdYUsm1un5C58Og6fmO3su65K+t3ui+c8rX/86ekUdx165 L0BqJHvfHpC972nSaxSlg0LOCvEcITlZ+M3Qb31rpYfnbNlyOGycIHzbNB4sIdWRIK7k vNZR7wfUh2B/DBOFNWzYcRoJo1eDvDHUHXW4VyC9JwoePuMzVXLkEHlCx/vIPeL9wsJo 96xXT8qide+MXI3+NuaN1QsPa7ucFbkjovuc3CDKpWYwznCqyZCyNO4Y6AOI2kZoCPQZ W3pIx/m6JkJpKTVs3CIybP0slR2A01hJh14nCAxNdOwj6C/eMOh8DOv8SNYNFHYcZfw4 A7cg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YzYqShpHo6c5w25CI9lpA3dmAurPMURmMoKrMzpauQQ=; b=GYIy7z3VJ//bpl0KZxcBS8AMpMKaFz+BiJZYfa4Z74mrhboOySKv/0RdIzf4TFo+Hf paU9O/G1UetgJmsLlPcJbJ+VKk18W2rOAlOoUWrge4ektmV5QPp62CUO0YqbHSGOTGJy pUdShUmk5h+oo8jXK42TKTIHuudyMH1y6c+5dK/9k638bFrWWj4U1j/V6BHV1yfilXLN yJhtK0DNlkS49WRfF9Lo8UhTnNsmpC+rAWmte0SysIeZyO2UnfKO0OmZeIxICNUlpPIG cBdWSpOv1dEwMTmrVesaCNPaioVn4g43awKUv5P3cUZtIHgddXAXFzdXrqlYm+kAOdS6 Eu1w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=SJQfO2bs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jy27si6362427ejc.748.2021.03.04.04.13.53; Thu, 04 Mar 2021 04:14:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=SJQfO2bs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1580152AbhCCSdZ (ORCPT + 99 others); Wed, 3 Mar 2021 13:33:25 -0500 Received: from us-smtp-delivery-124.mimecast.com ([216.205.24.124]:44912 "EHLO us-smtp-delivery-124.mimecast.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1376274AbhCCRHd (ORCPT ); Wed, 3 Mar 2021 12:07:33 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1614791167; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=YzYqShpHo6c5w25CI9lpA3dmAurPMURmMoKrMzpauQQ=; b=SJQfO2bsyjAKzA30I/6lI8vCpmAN4keELgU/osqETG1/jY3u4K6C9Gc7EFx6YcoKVezMnP 0lnuhG2a2A0hNac1XBH94c7GGXJRKBx0WcoHNVhQi38JgzqpVrWMaEuLA3IctqtCQaqQXR 9ISMFUYYRGjzxGBjuAzSOEIQ6wGWG2A= Received: from mail-wm1-f70.google.com (mail-wm1-f70.google.com [209.85.128.70]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-187-_IcM3jNRNZeXVfup3UZCNg-1; Wed, 03 Mar 2021 12:06:05 -0500 X-MC-Unique: _IcM3jNRNZeXVfup3UZCNg-1 Received: by mail-wm1-f70.google.com with SMTP id q24so3277152wmc.1 for ; Wed, 03 Mar 2021 09:06:05 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YzYqShpHo6c5w25CI9lpA3dmAurPMURmMoKrMzpauQQ=; b=I7PfWZ96dukVuyz7/nt3VK3LGEZgdyRzIY2KxkIeDxKuySEN28qDJ5/1qQS+PhSsz7 9vKjG8pbwHepKAkfjtDn2DZz3jKUF0oRpaG2jdOXVZy2NEH2l0QqMogNcgHrVJT0elyD MbE8bdTOTdtWk9vN6jc2VRM0nwmmV56a5jmfCBqjlkKC3UzIuNmDnEcK2b6Y2GHrvjr+ Fiho+tuvL096HF3jnxA1t7xHwAdyYAURmf90XiWreNQBGPj8ojS9Fw6EqawmBKl6/lzX SL7gPBgiTTcVYdEvzpb9YAps0miZ1PqjaNojZF86UzSnDmGlTuJnquzofjUMPtXqnaoj 0D9Q== X-Gm-Message-State: AOAM530jNRXrAolHRBPqVQfXRgHA3+k9ff+XnzwVZkffSWL6sFMswd5X 8a4U4fqbQbA9Ru76PZSqQyRdfV8X4uMS4KTTlOlX2VSuQHQ80fLCycODmTn/kPt+UWkjM0B9Gha DJzirP+SmC2ZlZFXQWvoRE/NrDNAsoUomWoO1m+X4F0X1Nvdl04fSc/lYYEGTqrUYQnUQN3EcwC ek X-Received: by 2002:a1c:1d82:: with SMTP id d124mr13795wmd.1.1614791158765; Wed, 03 Mar 2021 09:05:58 -0800 (PST) X-Received: by 2002:a1c:1d82:: with SMTP id d124mr13175wmd.1.1614791147050; Wed, 03 Mar 2021 09:05:47 -0800 (PST) Received: from redfedo.redhat.com ([2a01:cb14:499:3d00:cd47:f651:9d80:157a]) by smtp.gmail.com with ESMTPSA id d29sm32957827wra.51.2021.03.03.09.05.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Mar 2021 09:05:46 -0800 (PST) From: Julien Thierry To: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: catalin.marinas@arm.com, will@kernel.org, mark.rutland@arm.com, broonie@kernel.org, ycote@redhat.com, Julien Thierry Subject: [RFC PATCH v2 3/8] arm64: insn: Reduce header dependencies of instruction decoder Date: Wed, 3 Mar 2021 18:05:31 +0100 Message-Id: <20210303170536.1838032-4-jthierry@redhat.com> X-Mailer: git-send-email 2.25.4 In-Reply-To: <20210303170536.1838032-1-jthierry@redhat.com> References: <20210303170536.1838032-1-jthierry@redhat.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The instruction encoder/decoder depends on alternative headers only for single macro definitions that could be part of the instruction decoder. Signed-off-by: Julien Thierry --- arch/arm64/include/asm/alternative-macros.h | 3 --- arch/arm64/include/asm/insn.h | 3 ++- 2 files changed, 2 insertions(+), 4 deletions(-) diff --git a/arch/arm64/include/asm/alternative-macros.h b/arch/arm64/include/asm/alternative-macros.h index 5df500dcc627..c01edf4d988d 100644 --- a/arch/arm64/include/asm/alternative-macros.h +++ b/arch/arm64/include/asm/alternative-macros.h @@ -6,9 +6,6 @@ #define ARM64_CB_PATCH ARM64_NCAPS -/* A64 instructions are always 32 bits. */ -#define AARCH64_INSN_SIZE 4 - #ifndef __ASSEMBLY__ #include diff --git a/arch/arm64/include/asm/insn.h b/arch/arm64/include/asm/insn.h index 14aa2f3aebfe..ffcdeac80026 100644 --- a/arch/arm64/include/asm/insn.h +++ b/arch/arm64/include/asm/insn.h @@ -10,7 +10,8 @@ #include #include -#include +/* A64 instructions are always 32 bits. */ +#define AARCH64_INSN_SIZE 4 #ifndef __ASSEMBLY__ /* -- 2.25.4