Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1144781pxb; Thu, 4 Mar 2021 04:38:41 -0800 (PST) X-Google-Smtp-Source: ABdhPJzd2WGFbcsO3NqnU7WJst0K8UZkNsKvknwIpzjbUTUtRQO+z9RuEst69QeuAmYFi1nnalwR X-Received: by 2002:a17:906:9888:: with SMTP id zc8mr4131646ejb.310.1614861521107; Thu, 04 Mar 2021 04:38:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614861521; cv=none; d=google.com; s=arc-20160816; b=pSJYkMFEOXy99gjRbRzZdTMUdKRTmBbmIE6OO9BzlQaxGC8hexzQ6GAIv44QoCp4WW yt3+rTXZSjJ0qbuMMIUU1nk4i36Gn/zfTFVAX6vZNQUONc8j3+R+qY8d8Dn4sdsyLAlx Vtx9CW/bpMsMhx0feO6WglFN7gJwgKLZROwCOICJQl92v9COdP78ZXgOkfbIenuas50V gsVYOmQI3zrl2xmgxSRSvbTuLiAb3wyqqq92eoKuGxIIHvnvrlkflCxmBK8Sp1T7NsQA I4ZfTgC/RSWiQRLZ4kS+gaVWVe0F19PMzRe92SBbXtPNVLRje/LuWElb9sRR9zDAc6cl jTLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=oncgwn+mGdD6WlHFoBrw92BzHVUErtzYWLf3huz2pc0=; b=Zcf1ZHcQ/kqL8KfN0OyO/pgMeOOWPRuZQGqj3ijhHU+p2mV2UK4l/710l4lg4cEcZ2 y+a4Iqbzx7Ex9vdMie3Gr+efQXI9E+P+/roQSEJjshPdo05cI4re2Pn2XDS2Otsx6fxo lduClImeLS0qtGYg65+EA58Mzj0myfnd/48GFb5ySMwdPa3Pjpgc8i2sfiW5T/dbFKYV c5nRzEVM5tzboHJ9C/+B4TW8cENq959GzTTOBHx8spKTPsKpgz3Pv8LyUg8SZcA3Qi2T MTwzODTkOtwjFgepseMv/RJD93sMRLc0R9Lr5+elApckRoJvNrxYP6I1WzyD23CGKAnM hYBA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=TPSFTsoa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cb1si10339028ejb.345.2021.03.04.04.38.18; Thu, 04 Mar 2021 04:38:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=TPSFTsoa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1581058AbhCCTff (ORCPT + 99 others); Wed, 3 Mar 2021 14:35:35 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:54706 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1351026AbhCCTXV (ORCPT ); Wed, 3 Mar 2021 14:23:21 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 123JLY4n100372; Wed, 3 Mar 2021 13:21:34 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1614799294; bh=oncgwn+mGdD6WlHFoBrw92BzHVUErtzYWLf3huz2pc0=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=TPSFTsoaJ33WCuTPdcRygQva0DgDrkT1WY+AtVOvNkkQ6UhC+dWoDt8nm7Z4pmcYX SHw7FlnXCjzfFoDKrdLBpyAX/nrXbHP0e1s/6LMX2MweVMxDSnMrcx47yaPvxgN64K Wr6mQmU78upm5vE/XrW2I1U6S9ECqv3fLjMvhC8A= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 123JLXMv096855 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 3 Mar 2021 13:21:34 -0600 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Wed, 3 Mar 2021 13:21:33 -0600 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Wed, 3 Mar 2021 13:21:33 -0600 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 123JLWUK038320; Wed, 3 Mar 2021 13:21:33 -0600 From: Grygorii Strashko To: Nishanth Menon , , , Vignesh Raghavendra , Lokesh Vutla CC: , Rob Herring , Kishon Vijay Abraham I , Tero Kristo , Grygorii Strashko Subject: [PATCH 1/4] arm64: dts: ti: am64-main: Add CPSW DT node Date: Wed, 3 Mar 2021 21:21:11 +0200 Message-ID: <20210303192114.12292-2-grygorii.strashko@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210303192114.12292-1-grygorii.strashko@ti.com> References: <20210303192114.12292-1-grygorii.strashko@ti.com> MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Vignesh Raghavendra Add CPSW3g DT node with two external ports, MDIO and CPTS support. For CPSW3g DMA channels the ASEL is set to 15 (AM642x per DMA channel coherency feature), so that CPSW DMA channel participates in Coherency and thus avoid need to cache maintenance for SKBs. This improves bidirectional TCP performance by up to 100Mbps (on 1G link). Signed-off-by: Vignesh Raghavendra Signed-off-by: Grygorii Strashko --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 74 ++++++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am64.dtsi | 2 + 2 files changed, 76 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi index 5f85950daef7..80443dbf272c 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -178,6 +178,12 @@ compatible = "ti,am654-chipid"; reg = <0x00000014 0x4>; }; + + phy_gmii_sel: phy@4044 { + compatible = "ti,am654-phy-gmii-sel"; + reg = <0x4044 0x8>; + #phy-cells = <1>; + }; }; main_uart0: serial@2800000 { @@ -402,4 +408,72 @@ ti,otap-del-sel-ddr50 = <0x9>; ti,clkbuf-sel = <0x7>; }; + + cpsw3g: ethernet@8000000 { + compatible = "ti,am642-cpsw-nuss"; + #address-cells = <2>; + #size-cells = <2>; + reg = <0x0 0x8000000 0x0 0x200000>; + reg-names = "cpsw_nuss"; + ranges = <0x0 0x0 0x0 0x8000000 0x0 0x200000>; + clocks = <&k3_clks 13 0>; + assigned-clocks = <&k3_clks 13 1>; + assigned-clock-parents = <&k3_clks 13 9>; + clock-names = "fck"; + power-domains = <&k3_pds 13 TI_SCI_PD_EXCLUSIVE>; + + dmas = <&main_pktdma 0xC500 15>, + <&main_pktdma 0xC501 15>, + <&main_pktdma 0xC502 15>, + <&main_pktdma 0xC503 15>, + <&main_pktdma 0xC504 15>, + <&main_pktdma 0xC505 15>, + <&main_pktdma 0xC506 15>, + <&main_pktdma 0xC507 15>, + <&main_pktdma 0x4500 15>; + dma-names = "tx0", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", + "tx7", "rx"; + + ethernet-ports { + #address-cells = <1>; + #size-cells = <0>; + + cpsw_port1: port@1 { + reg = <1>; + ti,mac-only; + label = "port1"; + phys = <&phy_gmii_sel 1>; + mac-address = [00 00 de ad be ef]; + }; + + cpsw_port2: port@2 { + reg = <2>; + ti,mac-only; + label = "port2"; + phys = <&phy_gmii_sel 2>; + mac-address = [00 01 de ad be ef]; + }; + }; + + cpsw3g_mdio: mdio@f00 { + compatible = "ti,cpsw-mdio","ti,davinci_mdio"; + reg = <0x0 0xf00 0x0 0x100>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&k3_clks 13 0>; + clock-names = "fck"; + bus_freq = <1000000>; + }; + + cpts@3d000 { + compatible = "ti,j721e-cpts"; + reg = <0x0 0x3d000 0x0 0x400>; + clocks = <&k3_clks 13 1>; + clock-names = "cpts"; + interrupts-extended = <&gic500 GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "cpts"; + ti,cpts-ext-ts-inputs = <4>; + ti,cpts-periodic-outputs = <2>; + }; + }; }; diff --git a/arch/arm64/boot/dts/ti/k3-am64.dtsi b/arch/arm64/boot/dts/ti/k3-am64.dtsi index 0ae8c844c482..de6805b0c72c 100644 --- a/arch/arm64/boot/dts/ti/k3-am64.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64.dtsi @@ -28,6 +28,8 @@ serial6 = &main_uart4; serial7 = &main_uart5; serial8 = &main_uart6; + ethernet0 = &cpsw_port1; + ethernet1 = &cpsw_port2; }; chosen { }; -- 2.17.1