Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: lUalWc11nS68a15D0k3jzEwnWA3Awz0pavVfDqTctt252dSrz15+fbr6+CfF146B7NhPwRfPeg
 mASlIc1uU8JderN3ST7F38rgjuZKvtzm+2U5oDk64i0Sic+Dclm8X6at+7QcGFtpapXS6ltReZ
 107eeCe0ydForQLHKgR1N3AmNLLPOdZedKuQvt66vJQLcEFZWyiUopisn8zXBA6kYmt/X/vzOi
 pc83sFz/Rx0i/AIxouMiq4alTy3BS5RFdjA+BY+vgp7mmkp3/ztF+aANF8EeNUSdoxnkwLN8dG
 EAk=
IronPort-SDR: QD/DcWbr/tAox8ECSUruRCEQtt76zybnBsQrP1qB8qFu3urMyh+HPe8EBIL/0jhW4CDqoivjYf
 u6Rajoj5Muhh+1BgHK3hwONEtA1tQw7IsIXTL0VYuiTlDqK2+HlFDH8y+szgJZAOZr1opV/BVQ
 Gw611O4oKJ2ZLTWzOgJqybb4n8BK4P99jpJpAjwjh7kKnmmkqMJfE3ZAZhH48n7qxvtfjTBBec
 7RsFVVrMSC8I1IzBftXWgczDk92oYZw8MtxdfJS/c8YlYgibfU45O9NhTdcpEtvW7vVDamedq0
 xq0+tDbMDkGica1S3vjpE9E6
IronPort-SDR: 4MXPqalwVpAnMLzVq/qqbDyC/BDbt7t44EQFJFZNWY5qeccrK+Jz6B3ZGMt74YPkgFGnbfsRba
 Sb7iv5frJlYiIU9mHlKhU130l8yJMFHRzkzKATZJhoiHLRxkVqxDKS+Ajn3ZMjriZ/rdgckjHW
 g7Js5kJXiKYJSCzL7RfTXbXEXdgjbu/gWjd2pX6WXTFwYqIJgIvpPvyTPGHlWcy2fIVdcd2Gcc
 1NFtk42f+5eWm4UDshdiBjFaSH+i2sVfAH/O0HuRaJmLRS8rgGs0t9aL9hvyAguNRVgSBjn/kY
 eF8=
WDCIronportException: Internal
From:   Atish Patra <atish.patra@wdc.com>
To:     linux-kernel@vger.kernel.org
Cc:     Atish Patra <atish.patra@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        Bin Meng <bin.meng@windriver.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Alistair Francis <alistair.francis@wdc.com>,
        Anup Patel <anup.patel@wdc.com>,
        =?UTF-8?q?Bj=C3=B6rn=20T=C3=B6pel?= <bjorn@kernel.org>,
        devicetree@vger.kernel.org, linux-riscv@lists.infradead.org,
        Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Rob Herring <robh+dt@kernel.org>, Conor.Dooley@microchip.com,
        Daire McNamara <daire.mcnamara@microchip.com>,
        Ivan.Griffin@microchip.com, Lewis.Hanly@microchip.com
Subject: [PATCH v4 4/5] RISC-V: Enable Microchip PolarFire ICICLE SoC
Date:   Wed,  3 Mar 2021 12:02:52 -0800
Message-Id: <20210303200253.1827553-5-atish.patra@wdc.com>
In-Reply-To: <20210303200253.1827553-1-atish.patra@wdc.com>
References: <20210303200253.1827553-1-atish.patra@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: bulk

Enable Microchip PolarFire ICICLE soc config in defconfig.
It allows the default upstream kernel to boot on PolarFire ICICLE board.

Signed-off-by: Atish Patra <atish.patra@wdc.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Reviewed-by: Bin Meng <bin.meng@windriver.com>
---
 arch/riscv/configs/defconfig | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
index 6c0625aa96c7..1f2be234b11c 100644
--- a/arch/riscv/configs/defconfig
+++ b/arch/riscv/configs/defconfig
@@ -16,6 +16,7 @@ CONFIG_EXPERT=y
 CONFIG_BPF_SYSCALL=y
 CONFIG_SOC_SIFIVE=y
 CONFIG_SOC_VIRT=y
+CONFIG_SOC_MICROCHIP_POLARFIRE=y
 CONFIG_SMP=y
 CONFIG_HOTPLUG_CPU=y
 CONFIG_JUMP_LABEL=y
@@ -82,6 +83,9 @@ CONFIG_USB_OHCI_HCD=y
 CONFIG_USB_OHCI_HCD_PLATFORM=y
 CONFIG_USB_STORAGE=y
 CONFIG_USB_UAS=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_CADENCE=y
 CONFIG_MMC=y
 CONFIG_MMC_SPI=y
 CONFIG_RTC_CLASS=y
-- 
2.25.1