Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1231320pxb; Thu, 4 Mar 2021 06:40:49 -0800 (PST) X-Google-Smtp-Source: ABdhPJxSe9geiTROvsjCOG1fJ2Nu4YsR/aPYdSkK4dfyn8hPy19ZaGB/QlDRI/m4Up5tSYHNJMY5 X-Received: by 2002:a17:906:228d:: with SMTP id p13mr4620429eja.412.1614868849285; Thu, 04 Mar 2021 06:40:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614868849; cv=none; d=google.com; s=arc-20160816; b=LeAwKEW8F4zrSg7Wwheml9G/fJEyJK8J7KIFdT1kmWoWV8jJk+eI6pEwlaYsMfQgTB g9UoqxM4orvsFxizuskA9hO1FETE20Xsu/ya4D26caxvvIFxuem0f66gvR2ApoivXFWf YMBwHBprOMlscGQUG9ChiS70GraCMDf8BvYpcablnmAG7t3F7JDl4oR+67fL6cKgO2Ba 6JWheL2afLuWUafN/kLx9CPJVC0zttxWUKqAx4dJGtFs96Jkrl90P9OpWjKMhfrpbxcW 8pijZYOM17u2vvJYoqk+b8GHDSOuvzDmMBYg+J20jukTXA1unM4HHmPOCHcmlQzzrFWx OZgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=7IXr18Hn1vMbGajH4e6/GFThZSI5KjMPmreJV9rQ8rA=; b=nZBrVFH7DCfG8NcBb8ojyZ6wtmjRGpdknFukUEIahoAkFeFXqLBc02l97L+wYThWi1 BaWmo6YvhMm7aaW9TdHIZwliF3naQ7IPD5oTnqIZa2FiTlj6qUIW/TJrzT86tPk42erZ SMh7lCteQC6g/zJHQvUmccJxoL6HN1a4YLPdruiskjHCmWtjeKJDPHon2bKNtQN7VrnB BvMGfH1n+Zgzn1flbZKmYB2n6+YCL0wIe/JnkABufXKUYNLwmr4MMOIRTlYrJ8b4+KZI 2R7blM8eWkS6HSA9L58bV3kgerMOPVGwyLAiu7MymGFevjXmB1w1q0rzLLgZgWNrCVyx Kcwg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b="kRE7T/nk"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k2si18181540ejr.529.2021.03.04.06.40.25; Thu, 04 Mar 2021 06:40:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b="kRE7T/nk"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232853AbhCDDoH (ORCPT + 99 others); Wed, 3 Mar 2021 22:44:07 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36330 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232858AbhCDDnn (ORCPT ); Wed, 3 Mar 2021 22:43:43 -0500 Received: from mail-pg1-x535.google.com (mail-pg1-x535.google.com [IPv6:2607:f8b0:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2BB19C061762 for ; Wed, 3 Mar 2021 19:42:25 -0800 (PST) Received: by mail-pg1-x535.google.com with SMTP id x29so9747746pgk.6 for ; Wed, 03 Mar 2021 19:42:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pensando.io; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7IXr18Hn1vMbGajH4e6/GFThZSI5KjMPmreJV9rQ8rA=; b=kRE7T/nkqip8YNz7QG7WPvRdvtYdpFzP9192IOB/Q6VZ2LQVNT1WNU1bpdYBlPy2mn S+5SwtX1E9GQUETYlGg58PPCKLvcdHqUYMHOQqjrEpbrXPrpAREi7jv7uKuvxlT8IcAV GzFRsfRTR7HgzBNNx/6AGNNwudMwN1FpAYayPt4SjXqpi3KsFkGye9bGKyjg937bHyle Tm8fHzoum+GV9vxkwYTQOd6m1rZvSLEGx+BPFjhQwNm830T6BoBEiWggy/QmlXKkrCHW 83bJFoFblyi1OoRfU4aNoHDJAuJAnOTWjBms2418qfxt2AEbxGK8VsOZS3yGzG2t91kY +pNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7IXr18Hn1vMbGajH4e6/GFThZSI5KjMPmreJV9rQ8rA=; b=a+KxwudeWRIGzw2Od2Uy2ebSnip//dWW3fUVaaxLHpbQ2J8znW1vbBJxxRHzOSokGx VVDse+E299/cWw0WchTdO9Lewjdx56e3tEmQnJWn9sSznaTFddipzTFEO3S8QzJ9+2id QtxhA0SBBwQ3NsIEreZ+FR7TdJEViTQQ+E2Kf9m7Qj2DwXAwxGM+qyz+/Mb9U1GrcPml JMLyQNcseMffsgpPpuMhLBSpkOPEUEi3hUXN98OhsVj5SKxR1hWmEWf97LQx34C+ckfE 79akXlxVWVxcMmv14sic+1rN758KN4FPaJTeKR0fOaCdwBpX2V86/Kl0jBdAEvKYFNb7 dMzA== X-Gm-Message-State: AOAM532pOiKY18vM/EdQc7XquVHF5EfqSyBbOVJZpHtrn/K1j++js4aj /itsBNfP0UpjmIGGEv6XDGMmPw== X-Received: by 2002:a05:6a00:a95:b029:1ee:471f:e323 with SMTP id b21-20020a056a000a95b02901ee471fe323mr1798005pfl.69.1614829344580; Wed, 03 Mar 2021 19:42:24 -0800 (PST) Received: from platform-dev1.pensando.io ([12.226.153.42]) by smtp.gmail.com with ESMTPSA id h17sm2403989pfc.211.2021.03.03.19.42.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Mar 2021 19:42:24 -0800 (PST) From: Brad Larson To: linux-arm-kernel@lists.infradead.org Cc: arnd@arndb.de, linus.walleij@linaro.org, bgolaszewski@baylibre.com, broonie@kernel.org, fancer.lancer@gmail.com, adrian.hunter@intel.com, ulf.hansson@linaro.org, olof@lixom.net, brad@pensando.io, linux-gpio@vger.kernel.org, linux-spi@vger.kernel.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/8] gpio: Add Elba SoC gpio driver for spi cs control Date: Wed, 3 Mar 2021 19:41:34 -0800 Message-Id: <20210304034141.7062-2-brad@pensando.io> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210304034141.7062-1-brad@pensando.io> References: <20210304034141.7062-1-brad@pensando.io> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This GPIO driver is for the Pensando Elba SoC which provides control of four chip selects on two SPI busses. Signed-off-by: Brad Larson --- drivers/gpio/Kconfig | 6 ++ drivers/gpio/Makefile | 1 + drivers/gpio/gpio-elba-spics.c | 120 +++++++++++++++++++++++++++++++++ 3 files changed, 127 insertions(+) create mode 100644 drivers/gpio/gpio-elba-spics.c diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index e3607ec4c2e8..d99bc82aa8fa 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -241,6 +241,12 @@ config GPIO_EIC_SPRD help Say yes here to support Spreadtrum EIC device. +config GPIO_ELBA_SPICS + bool "Pensando Elba SPI chip-select" + depends on ARCH_PENSANDO_ELBA_SOC + help + Say yes here to support the Pensndo Elba SoC SPI chip-select driver + config GPIO_EM tristate "Emma Mobile GPIO" depends on (ARCH_EMEV2 || COMPILE_TEST) && OF_GPIO diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index c58a90a3c3b1..c5c7acad371b 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -54,6 +54,7 @@ obj-$(CONFIG_GPIO_DAVINCI) += gpio-davinci.o obj-$(CONFIG_GPIO_DLN2) += gpio-dln2.o obj-$(CONFIG_GPIO_DWAPB) += gpio-dwapb.o obj-$(CONFIG_GPIO_EIC_SPRD) += gpio-eic-sprd.o +obj-$(CONFIG_GPIO_ELBA_SPICS) += gpio-elba-spics.o obj-$(CONFIG_GPIO_EM) += gpio-em.o obj-$(CONFIG_GPIO_EP93XX) += gpio-ep93xx.o obj-$(CONFIG_GPIO_EXAR) += gpio-exar.o diff --git a/drivers/gpio/gpio-elba-spics.c b/drivers/gpio/gpio-elba-spics.c new file mode 100644 index 000000000000..a845525cf2a3 --- /dev/null +++ b/drivers/gpio/gpio-elba-spics.c @@ -0,0 +1,120 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Pensando Elba ASIC SPI chip select driver + * + * Copyright (c) 2020-2021, Pensando Systems Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* + * pin: 3 2 | 1 0 + * bit: 7------6------5------4----|---3------2------1------0 + * cs1 cs1_ovr cs0 cs0_ovr | cs1 cs1_ovr cs0 cs0_ovr + * ssi1 | ssi0 + */ +#define SPICS_PIN_SHIFT(pin) (2 * (pin)) +#define SPICS_MASK(pin) (0x3 << SPICS_PIN_SHIFT(pin)) +#define SPICS_SET(pin, val) ((((val) << 1) | 0x1) << SPICS_PIN_SHIFT(pin)) + +struct elba_spics_priv { + void __iomem *base; + spinlock_t lock; + struct gpio_chip chip; +}; + +static int elba_spics_get_value(struct gpio_chip *chip, unsigned int pin) +{ + return -ENXIO; +} + +static void elba_spics_set_value(struct gpio_chip *chip, + unsigned int pin, int value) +{ + struct elba_spics_priv *p = gpiochip_get_data(chip); + unsigned long flags; + u32 tmp; + + /* select chip select from register */ + spin_lock_irqsave(&p->lock, flags); + tmp = readl_relaxed(p->base); + tmp = (tmp & ~SPICS_MASK(pin)) | SPICS_SET(pin, value); + writel_relaxed(tmp, p->base); + spin_unlock_irqrestore(&p->lock, flags); +} + +static int elba_spics_direction_input(struct gpio_chip *chip, unsigned int pin) +{ + return -ENXIO; +} + +static int elba_spics_direction_output(struct gpio_chip *chip, + unsigned int pin, int value) +{ + elba_spics_set_value(chip, pin, value); + return 0; +} + +static int elba_spics_probe(struct platform_device *pdev) +{ + struct elba_spics_priv *p; + struct resource *res; + int ret; + + p = devm_kzalloc(&pdev->dev, sizeof(*p), GFP_KERNEL); + if (!p) + return -ENOMEM; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + p->base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(p->base)) { + dev_err(&pdev->dev, "failed to remap I/O memory\n"); + return PTR_ERR(p->base); + } + spin_lock_init(&p->lock); + platform_set_drvdata(pdev, p); + + p->chip.ngpio = 4; /* 2 cs pins for spi0, and 2 for spi1 */ + p->chip.base = -1; + p->chip.direction_input = elba_spics_direction_input; + p->chip.direction_output = elba_spics_direction_output; + p->chip.get = elba_spics_get_value; + p->chip.set = elba_spics_set_value; + p->chip.label = dev_name(&pdev->dev); + p->chip.parent = &pdev->dev; + p->chip.owner = THIS_MODULE; + + ret = devm_gpiochip_add_data(&pdev->dev, &p->chip, p); + if (ret) { + dev_err(&pdev->dev, "unable to add gpio chip\n"); + return ret; + } + + dev_info(&pdev->dev, "elba spics registered\n"); + return 0; +} + +static const struct of_device_id ebla_spics_of_match[] = { + { .compatible = "pensando,elba-spics" }, + {} +}; + +static struct platform_driver elba_spics_driver = { + .probe = elba_spics_probe, + .driver = { + .name = "pensando-elba-spics", + .of_match_table = ebla_spics_of_match, + }, +}; +module_platform_driver(elba_spics_driver); + +MODULE_LICENSE("GPL v2"); +MODULE_DESCRIPTION("Elba SPI chip-select driver"); -- 2.17.1