Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1254620pxb; Thu, 4 Mar 2021 07:09:17 -0800 (PST) X-Google-Smtp-Source: ABdhPJy2C/9igwLDd2xFWcg2mMIC/6NH351qeGSscZpKYX8OGQSNhCKUCegNgiWlUEtvYxNASurO X-Received: by 2002:aa7:d316:: with SMTP id p22mr4628730edq.107.1614870556705; Thu, 04 Mar 2021 07:09:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614870556; cv=none; d=google.com; s=arc-20160816; b=X18Ro08O28aP7+xKPirVJ+gBzchIGCY0lR3rsVd9FFxUkRsL7hODdRw52j5Ep6xk/b HHKYt/7lJqytrQ2bwRg9PuEQXEq8UkO+RF3Yk1tNbLhn8ZzcfDL9B8wp+mKHjxTyQFVu 5twfmhfCy144JfXZbeIh9c2t9H763nvwT1TjljOzu3sDaHZtAngPtvReiwENAynhQUrY y3cSbuMb0Yqr4IXxjGI+J0zVFbDD1XA78B8NpGfAXaEQDtkaMSHV+AKq+KczWA24sXLq 5O7Le7JmyzbEbw3rivrw4PP7GnHe7q8mkTdIQsQ5c9VL1qIOfuWu66RHivyj1qSLojMl sBbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=AeHcRoq9hm4Y3F+W1Gxplw/dz7bL3IgrAIK7ZKNNaTs=; b=dkZuehVF+cYnBEPLbCDFUQaavW9sJozWa67U5zSohFRe0jYzf+XXmOYWJx79DwRuc5 6DzOJU+xt+m0RyYNfjFHAx+krq35wwRj6S4rNkfGpiBi0ipjB+jZ8GoAHVTdMqswkkPV 0ViWpY7xL1Jmkz2JbIUohKkvBOgi/yk9qs6H193Bysjl9V53jeNQZlpwWfCQcx6dCoNm wOKW9khortyg6qd0FzIayULxih9RxaWnikLj4DVJsedX0V7D4IpV4mVOQAzGYFfVVMeY LBRu0dmbsvqHT9vkYOQxJXwDZNXOapQB7i3YpFY8Yqvx7kL8PtzyGAMvrsZA5CzQ39l4 y7Fg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="naNRmYJ/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d5si17318583eja.499.2021.03.04.07.08.52; Thu, 04 Mar 2021 07:09:16 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="naNRmYJ/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234639AbhCDGJe (ORCPT + 99 others); Thu, 4 Mar 2021 01:09:34 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:2840 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234559AbhCDGI7 (ORCPT ); Thu, 4 Mar 2021 01:08:59 -0500 Received: from hqmail.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Wed, 03 Mar 2021 22:08:19 -0800 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 4 Mar 2021 06:08:18 +0000 Received: from skomatineni-linux.nvidia.com (172.20.145.6) by mail.nvidia.com (172.20.187.10) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 4 Mar 2021 06:08:18 +0000 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v1 3/5] dt-bindings: arm: Add cpu-idle-states to Tegra194 CPU nodes Date: Wed, 3 Mar 2021 22:08:10 -0800 Message-ID: <1614838092-30398-4-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1614838092-30398-1-git-send-email-skomatineni@nvidia.com> References: <1614838092-30398-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1614838099; bh=AeHcRoq9hm4Y3F+W1Gxplw/dz7bL3IgrAIK7ZKNNaTs=; h=From:To:CC:Subject:Date:Message-ID:X-Mailer:In-Reply-To: References:X-NVConfidentiality:MIME-Version:Content-Type; b=naNRmYJ/G+O+i3b1zVhsYooD+1K7cWCKGfjZlcdq6TbBSO+JsQcBZUhi9f7btn7b+ 1zUDtqGiDI0Aim2OKGKzv5yxFmGe5IOcY8nlf0nnBkuGFqDXOLUjSdfw/iWOD7rTwG p8kRiYRRP+cZU3y01cRGtj24/v294lYycf89kGpKiCu2CmRH5aLKQE2ixxynTC1UMS S1+/a+41C3akernmDyc5eY1wzXql976hFxanmeF1hkLtrdyBVQH3mkq2ITMUEMqy8z mHUKl66hdWEB+EGFqADOD2GQycZy1JSb3xJxlKPJW2DcqwtmtSaJByiWAvC8FajoX8 yHItFQPl1rW/Q== Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds cpu-idle-states and corresponding state nodes to Tegra194 CPU in dt-binding document Signed-off-by: Sowjanya Komatineni --- .../bindings/arm/nvidia,tegra194-ccplex.yaml | 53 ++++++++++++++++++++++ 1 file changed, 53 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/nvidia,tegra194-ccplex.yaml b/Documentation/devicetree/bindings/arm/nvidia,tegra194-ccplex.yaml index c9675c4..e1a5005 100644 --- a/Documentation/devicetree/bindings/arm/nvidia,tegra194-ccplex.yaml +++ b/Documentation/devicetree/bindings/arm/nvidia,tegra194-ccplex.yaml @@ -30,6 +30,36 @@ properties: Specifies the bpmp node that needs to be queried to get operating point data for all CPUs. + cluster-deepest-power-state: + $ref: /schemas/types.yaml#/definitions/uint32 + description: CPU cluster deepest power state ID. + +patternProperties: + "^[a-z0-9]+$": + type: object + description: | + CPU core idle state nodes. + Refer to Documentation/devicetree/bindings/arm/idle-states.yaml + + properties: + compatible: + enum: + - nvidia,tegra194-cpuidle-core + + cpu_crossover_thresholds: + type: object + description: CPU idle states crossover threshold time in uSec. + + patternProperties: + "^[a-z0-9]+$": + type: object + + properties: + crossover_c1_c6: + $ref: /schemas/types.yaml#/definitions/uint32 + crossover_cc1_cc6: + $ref: /schemas/types.yaml#/definitions/uint32 + additionalProperties: true examples: @@ -39,12 +69,14 @@ examples: nvidia,bpmp = <&bpmp>; #address-cells = <1>; #size-cells = <0>; + cluster-deepest-power-state = <0x6>; cpu0_0: cpu@0 { compatible = "nvidia,tegra194-carmel"; device_type = "cpu"; reg = <0x0>; enable-method = "psci"; + cpu-idle-states = <&C6>; }; cpu0_1: cpu@1 { @@ -52,6 +84,7 @@ examples: device_type = "cpu"; reg = <0x001>; enable-method = "psci"; + cpu-idle-states = <&C6>; }; cpu1_0: cpu@100 { @@ -59,6 +92,7 @@ examples: device_type = "cpu"; reg = <0x100>; enable-method = "psci"; + cpu-idle-states = <&C6>; }; cpu1_1: cpu@101 { @@ -66,6 +100,25 @@ examples: device_type = "cpu"; reg = <0x101>; enable-method = "psci"; + cpu-idle-states = <&C6>; + }; + + cpu_core_power_states { + C6: c6 { + compatible = "nvidia,tegra194-cpuidle-core"; + idle-state-name = "CPU powergated, state retained"; + wakeup-latency-us = <2000>; + min-residency-us = <30000>; + arm,psci-suspend-param = <0x6>; + status = "okay"; + }; + }; + + cpu_crossover_thresholds { + thresholds { + crossover_c1_c6 = <30000>; + crossover_cc1_cc6 = <80000>; }; + }; }; ... -- 2.7.4