Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp1580801pxb; Mon, 8 Mar 2021 00:45:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJyPFoTuRLY1+leiHq09aVPbZTjev8Ll70AOLLkhG91BeRash03krZEal7HWCiXdo5F59rBM X-Received: by 2002:aa7:c450:: with SMTP id n16mr20326866edr.16.1615193107570; Mon, 08 Mar 2021 00:45:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615193107; cv=none; d=google.com; s=arc-20160816; b=opUbAZy8f3vVfn1sEbThGaPyXCgE1Jhci3Z6cW/4HvgYVXQWF4EAY3K/PnIs9A8tpX 9qabyvxk+iuCp28l/LLKDe97enKarIinuWEDKx3YNvOuT8weX29E5Ugm2z8/4h+YWZ3q o4ABK3bdbjDFrnpQBEqVG4jAh4uUZYnEN6z15TrYXoayTCQXHA5s202VXNvAq4HuLAPw zoPAaXqXCdTQNSXWllwkAUxratgSmIF7OewzQ/e070ehvVRqslwxPBqw7M3i5OlprMFB Cl8DhFU/jfgr9m/9vbbDyE0EZ+X8FV1lTiAkmONO0Nfw5C/5wXT7fPH2Otgtb9LtjjLJ OCBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=0vZpb9y8MutMaka6YLswZQUFtbMSrJ0Y46Hxti/8tHM=; b=t8DyFcqjSa5LvGeKihxUKr5Jemk2nMqAiSW/V2rOlJfvMXviqKQZhffvPi6JYZ5Tal yxzpNPpkLJkhxmQLhQnWr6yajywK2bEAEUUmViY+ZibK6mRMdt2llzVKqB1i9YxL7fWy 7cydf+npg5H5A6f/K9uKvO+UzTag89spvc+jILcZxBn2HzQ0+0dnsXgT/qY9QGvLaVjk vELSUNlSTpbnAMig8Hz/G8upZRV63z/wLMQIF4mZO057qhxu9GyMrUBC0Nq8/DrWGWjW lI1rmqMj8q83E9CBPKJJVt7apG9Ce8L435iZJ2vIrSkYqGYIk6snoPFwBZbV3bHZLXhk MSfQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="BJ/nj+3l"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a8si6880063ejt.44.2021.03.08.00.44.45; Mon, 08 Mar 2021 00:45:07 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="BJ/nj+3l"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234634AbhCHFp3 (ORCPT + 99 others); Mon, 8 Mar 2021 00:45:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56776 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234614AbhCHFpO (ORCPT ); Mon, 8 Mar 2021 00:45:14 -0500 Received: from mail-pg1-x534.google.com (mail-pg1-x534.google.com [IPv6:2607:f8b0:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C843C06175F for ; Sun, 7 Mar 2021 21:45:14 -0800 (PST) Received: by mail-pg1-x534.google.com with SMTP id x29so5720873pgk.6 for ; Sun, 07 Mar 2021 21:45:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0vZpb9y8MutMaka6YLswZQUFtbMSrJ0Y46Hxti/8tHM=; b=BJ/nj+3l8mDnLcnBxLlfarOq64qe5GCTAGyv452RcjzDzQpB4tYWS6+XYTFp1wDjLg iekeoQ8giTKMDsFCXfSNVD0QgoGyu/K42d7mJXVvz2aZnWHm/gNU14zW/Y3R7m5YsN3h fd7WoXMP/NspTSfDlYrON5Hdlbrys7rnjkhYIunH2u2usjqGZ3LVdW0ymxcqrvobyp93 UvbWKUzzalTAkVeIqkca95kXND+bReJeQoPRoLuOgzOD2pqaupg7xO76WXBfkXBWfOsj LEIpVyb42vMZL1lLkvnY0ikFcr64g4HTqfIZseiRA1pZfYXuyiUcX6jbIpEDNbTM5rL6 NjSA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0vZpb9y8MutMaka6YLswZQUFtbMSrJ0Y46Hxti/8tHM=; b=or1XLrJrokFmUfgDkIz0h6+lBScTClPrbYDxKBjdmz1PjGi956sdN796j+nlqD9Bh7 KAZGAoT+EKEn/7iCPqFzH5chtCAR0yXjZbRMTw3U6+N+DSYfuZHh3vefHyAFIO4LL07p kXmU62edaStJrmH4HnwGwL/HMGrZhLLOMj33DHu2EfApkgDK7h/ZLpHfT9IYcR2kV1g0 96px03P4Ej6yqdPqzQ69gqbrjPjpFtk/SCcIKinvAtU0r2bQnjDl3UsMtWKR6yc9dpoI UQMKaQzpH4U5gPLYc59q3Egni6nJlphyXgeoa59J5gi7O5h3RZb5KgTqfV1tElaZ26dC X89Q== X-Gm-Message-State: AOAM530aiSpiyD3KmL1Dpsrf7RL3JJgjNN8oj7rvv7lXSnrZYDER2rK2 LCWOU8NbEQ9caaaSUKGmldng X-Received: by 2002:a05:6a00:1493:b029:1ef:a5e:ae7 with SMTP id v19-20020a056a001493b02901ef0a5e0ae7mr20047950pfu.61.1615182313824; Sun, 07 Mar 2021 21:45:13 -0800 (PST) Received: from localhost.localdomain ([2409:4072:6e84:fef9:1070:d306:6d0e:bf6b]) by smtp.gmail.com with ESMTPSA id y29sm4331506pfp.206.2021.03.07.21.45.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Mar 2021 21:45:13 -0800 (PST) From: Manivannan Sadhasivam To: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, robh+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, boris.brezillon@collabora.com, Daniele.Palmas@telit.com, bjorn.andersson@linaro.org, Manivannan Sadhasivam Subject: [PATCH v4 2/3] dt-bindings: mtd: Add a property to declare secure regions in NAND chips Date: Mon, 8 Mar 2021 11:14:46 +0530 Message-Id: <20210308054447.28418-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210308054447.28418-1-manivannan.sadhasivam@linaro.org> References: <20210308054447.28418-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On a typical end product, a vendor may choose to secure some regions in the NAND memory which are supposed to stay intact between FW upgrades. The access to those regions will be blocked by a secure element like Trustzone. So the normal world software like Linux kernel should not touch these regions (including reading). So let's add a property for declaring such secure regions so that the drivers can skip touching them. Signed-off-by: Manivannan Sadhasivam --- Documentation/devicetree/bindings/mtd/nand-controller.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/mtd/nand-controller.yaml b/Documentation/devicetree/bindings/mtd/nand-controller.yaml index d0e422f4b3e0..15a674bedca3 100644 --- a/Documentation/devicetree/bindings/mtd/nand-controller.yaml +++ b/Documentation/devicetree/bindings/mtd/nand-controller.yaml @@ -143,6 +143,13 @@ patternProperties: Ready/Busy pins. Active state refers to the NAND ready state and should be set to GPIOD_ACTIVE_HIGH unless the signal is inverted. + secure-regions: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + description: + Regions in the NAND chip which are protected using a secure element + like Trustzone. This property contains the start address and size of + the secure regions present. + required: - reg -- 2.25.1