Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp2495413pxb; Tue, 9 Mar 2021 04:08:54 -0800 (PST) X-Google-Smtp-Source: ABdhPJz1Cg1sEHhRcctfIsYdyPGCGotFNpKKaaQ2PrmLngaijC/mMoojH4Aa9lyLLTEOlstrARMo X-Received: by 2002:a50:e183:: with SMTP id k3mr3692495edl.45.1615291734576; Tue, 09 Mar 2021 04:08:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615291734; cv=none; d=google.com; s=arc-20160816; b=s0jTQ4mbL21FTQn7MAhmBddcALmYpkNZ0P59Fn75FKtnqHP8zHyLqVL+VQK92ZMrqc aMrp149eF22JC1LNn1wn4E0MADRwrr91kiuzd0BOcNRe8uN+PNFsPJrhVbL9+aqZurT/ Ly5kwrbiX3OG6fWTEFqRUAtrw0q2sxd6wNVpIBuGIL+3r6FM/7bj+M0d+6NmfS2lpcgN CDN1WI9SIZ4pWGX9VpTOHerNLrkNGx2aqG01zCcM3w1ePs1Z6UD3Isx/vO4QGgsuYlJ1 FLU2d1eIgigczMwkqsNVHVcj94bF+cgK80EO7Fltjf7f0Xh8CALmuSxUl0r6i630cZyG wpVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=gpwy/Kdh0Op6Mt546ABJHTqVEUPG6j2wopr/GSfUFzo=; b=en0Ez6asU6HT/ReRzTEuszZrLwM6pUdmVvf3EOfFNeh4TO3EMx8/C2zrfpa66CVAoK awMSO0iULQ4ZwFAAScjWlbGC1Ae06WxVYTestvsyHoNQNTkn1nG7+uBjBxpuWQQME7pR IQz/xM5ocqb6JJhP2UW2kMkqsHX4qyKyeAXdijiUW+t/GLRyDAFusbMlccPTerYDKfmh RncQFZwFCdU+8AM8j+b1vjGAvmOsfHTw+7m+pynwrJshJK6ucZfOI+wkhHdlSZ8BgeHG 63Z6Vaf3n4R12cyQlkpHJSR7j9kG/44yuS5Wv3NHJYxStDyspIPjfYOsDHWRtROCDxzR ktgw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y10si9326501ede.335.2021.03.09.04.08.29; Tue, 09 Mar 2021 04:08:54 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230425AbhCIMHe (ORCPT + 99 others); Tue, 9 Mar 2021 07:07:34 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:35859 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230156AbhCIMHT (ORCPT ); Tue, 9 Mar 2021 07:07:19 -0500 X-UUID: 7b328a5f42d14e19b29c629789e5c6ac-20210309 X-UUID: 7b328a5f42d14e19b29c629789e5c6ac-20210309 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1833598757; Tue, 09 Mar 2021 20:07:16 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs02n2.mediatek.inc (172.21.101.101) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 9 Mar 2021 20:07:14 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 9 Mar 2021 20:07:14 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , Wendell Lin , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Evan Green , , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , CC: Ainge Hsu , Eddie Hung , Mediatek WSD Upstream , Macpaul Lin , Macpaul Lin , CC Hwang , Loda Chou Subject: [PATCH v9 0/4] Add basic SoC support for mt6765 Date: Tue, 9 Mar 2021 20:05:34 +0800 Message-ID: <1615291538-9799-1-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> References: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 39137A29FDBB1265CB4CEC99945BA23088741D7A29E572B09F27580A7F34DD562000:8 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds basic SoC support for Mediatek's new 8-core SoC, MT6765, which is mainly for smartphone application. Changes in V9: 1. Origin V8 patchset: https://patchwork.kernel.org/cover/11396015/ [v9,1/4] dt-bindings: mediatek: Add smi dts binding for Mediatek MT6765 SoC - No Change. [v9,2/4] soc: mediatek: add MT6765 scpsys and subdomain support - Fix build error based on 5.11-rc1 because - bp_table has been deprecated. - basic_clk_id has been renamed to clk_id. - correct the number order in marco GENMASK(). Note: mediatek is working on porting mt6765's scpsys to driver "mtk-pm-domains", however we think supporting for "mtk-scpsys" is required before new glue is available. [v9,3/4] arm64: dts: mediatek: add mt6765 support - No Change. [v9,4/4] arm64: defconfig: add CONFIG_COMMON_CLK_MT6765_XXX clocks - No Change. Changes in V8: 1. Origin V7 patchset: https://patchwork.kernel.org/cover/11370105/ Split origin V7 patchset into 2 patchset, keep remain patches #2, #5, #6, and #7 in the same order as this V8 patchset. [v7,2/7] dt-bindings: mediatek: Add smi dts binding for Mediatek MT6765 SoC [v7,5/7] soc: mediatek: add MT6765 scpsys and subdomain support [v7,6/7] arm64: dts: mediatek: add mt6765 support [v7,7/7] arm64: defconfig: add CONFIG_COMMON_CLK_MT6765_XXX clocks Changes in V7: 1. Adapt V6's patchset to latest kernel tree 5.5-rc1. Origin V6 patchset: https://patchwork.kernel.org/cover/11041963/ 2. Correct 2 clock-controller type in documentation: mipi0 and venc_gcon. [v7 1/7] dt-bindings: clock: mediatek: document clk bindings 3. Remove V6's patch 03 because it has been taken into 5.5-next-soc [v6, 03/08] dt-bindings: mediatek: add MT6765 power dt-bindings 3. Update Reviewed-by: Rob Herring for [v6, 04/08] clk: mediatek: add mt6765 clock IDs --> [v7, 03/07] clk: mediatek: add mt6765 clock IDs 4. Update SPDX tag for [v6, 05/08] clk: mediatek: Add MT6765 clock support --> [v7, 04/07] clk: mediatek: Add MT6765 clock support Changes in V6: 1. Adapt V5's patchset to latest kernel tree. Origin V5 patchset. https://lore.kernel.org/patchwork/cover/963612/ 2. Due to clk's common code has been submit by other platform, this patch set will have dependencies with the following patchsets as the following orders. 2.a. [v8,00/21] MT8183 IOMMU SUPPORT https://patchwork.kernel.org/cover/11023585/ 2.b. [v11,0/6] Add basic node support for Mediatek MT8183 SoC https://patchwork.kernel.org/cover/10962385/ 2.c. [v6,00/14] Mediatek MT8183 scpsys support https://patchwork.kernel.org/cover/11005751/ 3. Correct power related patches into dt-binding patches. 4. Re-order V5's 4/11, 6/11, and 7/11 due clk common code change and make dependencies in order. 5. Update some commit message in clk related patches. Changes in V5: 1. add clk support Changes in V4: 1. add gic's settings in reg properties 2. remove some patches about dt-bindings since GKH already took them Changes in V3: 1. split dt-binding document patchs 2. fix mt6765.dtsi warnings with W=12 3. remove uncessary PPI affinity for timer 4. add gicc base for gic dt node Changes in V2: 1. fix clk properties in uart dts node 2. fix typo in submit title 3. add simple-bus in mt6765.dtsi 4. use correct SPDX license format Mars Cheng (3): dt-bindings: mediatek: Add smi dts binding for Mediatek MT6765 SoC soc: mediatek: add MT6765 scpsys and subdomain support arm64: dts: mediatek: add mt6765 support Owen Chen (1): arm64: defconfig: add CONFIG_COMMON_CLK_MT6765_XXX clocks .../memory-controllers/mediatek,smi-common.txt | 1 + arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt6765-evb.dts | 33 +++ arch/arm64/boot/dts/mediatek/mt6765.dtsi | 253 ++++++++++++++++++++ arch/arm64/configs/defconfig | 6 + drivers/soc/mediatek/mtk-scpsys.c | 130 ++++++++++ 6 files changed, 424 insertions(+) create mode 100644 arch/arm64/boot/dts/mediatek/mt6765-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt6765.dtsi -- 1.7.9.5