Received: by 2002:a05:6a10:8c0a:0:0:0:0 with SMTP id go10csp2733721pxb; Tue, 9 Mar 2021 09:31:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJxeEEQ7kMHKK4cwHHnRZvr845qA/MmYkmO3HaiCLHbXGpjr7NfAkz0aFcG39PZPJXGeQzQ7 X-Received: by 2002:a17:906:f1c8:: with SMTP id gx8mr22066751ejb.385.1615311075055; Tue, 09 Mar 2021 09:31:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615311075; cv=none; d=google.com; s=arc-20160816; b=MfCvnGed42jAoigzwYxs9JzwPytEQBX9bLR1hd2NUCykZTL5OKN05gFcygTxOMoTIT +pQVgX0BOM9zi2NQxBv2eRfsgAFQyTEXZEmkUutR/zxVCe+BgOiZJGsiClZDdAbabxCB mtHOzXbl9EFM/wohKHq7+ACQSc49RK2c0IKXwf7WfnOdxvsneYaDuglzHePjbJ1niRBu 2j7Vt7vCHvtk7mvtcKPneL8VJTaFP79PuONi1z8iA11c3Y2PpbZP6yvli9a+OQ/MdiLA nZrENg203NSuKT66w9kT/LLsJrg1/AGU7JcyIcH5BgvbsHKdBnsJt3AYNmZXJ47rF3tS 7BOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :user-agent:organization:references:in-reply-to:date:cc:to:reply-to :from:subject:message-id:ironport-sdr:ironport-sdr; bh=GXY6RRQhSFKAbPJzJbnn0czf3ei1q0ejph4p+OkxBWA=; b=HlyX1QT6iK08hmANisa0dI8tDmTebfzoPluscXsz9BECyQRKHrHUa6SoE0MlccLIbT raheaVJBX5apucViUQIHdFgOWLJkXFcaN+2FI6kYs5rJTYDSGadL0FA7b0mSTqjCAhzj UUM4HYmnXywB2L2it4ueZDed5lJgs0DU24NOCqvkQ9333T4tv4Apt5v/jxmBzEg/MweK 8dtFaKkhBRxYMpYZOCJFgN3QwoUULrMa1BVTJ/B7cTM3JyMKRqFvmkxC6OGXNI1tg7/J f1f90aWVAdMuNhBk3MqKlLrUs1ffkNmu1oexkJz+aDwLBodWx6WmO20zVpgs+10htL2V CquA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l14si9525471eji.711.2021.03.09.09.30.51; Tue, 09 Mar 2021 09:31:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231273AbhCIR1h (ORCPT + 99 others); Tue, 9 Mar 2021 12:27:37 -0500 Received: from mga05.intel.com ([192.55.52.43]:57323 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231601AbhCIR1S (ORCPT ); Tue, 9 Mar 2021 12:27:18 -0500 IronPort-SDR: CT+++CdrvdQc5bsZ/o+5WHxJ7S3lo4c0NzeYsa0aiONu1Ah8NgrCFMYQ3lXJEud01hiMOCNcQ4 QRfWe7rXxBjA== X-IronPort-AV: E=McAfee;i="6000,8403,9917"; a="273319097" X-IronPort-AV: E=Sophos;i="5.81,236,1610438400"; d="scan'208";a="273319097" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Mar 2021 09:27:18 -0800 IronPort-SDR: 244igZJq/cMFewNAXx2UFoh8r8rI621DhXK1wDO1K8l0gccXUtdHP4R2AswB2l36Hztd71XaHO 4KFskcNA/Ljg== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.81,236,1610438400"; d="scan'208";a="408724507" Received: from linux.intel.com ([10.54.29.200]) by orsmga007.jf.intel.com with ESMTP; 09 Mar 2021 09:27:18 -0800 Received: from debox1-desk1.jf.intel.com (debox1-desk1.jf.intel.com [10.54.75.57]) by linux.intel.com (Postfix) with ESMTP id 2319E58088F; Tue, 9 Mar 2021 09:27:18 -0800 (PST) Message-ID: Subject: Re: [PATCH 2/2 V2] MFD: intel_pmt: Add support for DG1 From: "David E. Box" Reply-To: david.e.box@linux.intel.com To: Lee Jones Cc: hdegoede@redhat.com, mgross@linux.intel.com, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org Date: Tue, 09 Mar 2021 09:27:18 -0800 In-Reply-To: <20210309164505.GS4931@dell> References: <20210128172846.99352-1-david.e.box@linux.intel.com> <20210224201005.1034005-2-david.e.box@linux.intel.com> <20210309164505.GS4931@dell> Organization: David E. Box Content-Type: text/plain; charset="UTF-8" User-Agent: Evolution 3.38.4 (3.38.4-1.fc33) MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 2021-03-09 at 16:45 +0000, Lee Jones wrote: > On Wed, 24 Feb 2021, David E. Box wrote: > > > Adds PMT Telemetry aggregator support for the DG1 graphics PCIe > > card. The > > device does not have the DVSEC region in its PCI config space so > > hard > > code the discovery table data in the driver. Also requires a fix > > for DG1 > > in the Telemetry driver for how the ACCESS_TYPE field is used. > > > > Signed-off-by: David E. Box > > --- > > Based on 5.11-rc1 review-hans branch: > > https://git.kernel.org/pub/scm/linux/kernel/git/pdx86/platform-drivers-x86.git/log/?h=review-hans > > > > Changes from V1: > > > >         - New patch > > > >  drivers/mfd/intel_pmt.c                    | 101 +++++++++++++++-- > > ---- > >  drivers/platform/x86/intel_pmt_class.c     |  46 ++++++++++ > >  drivers/platform/x86/intel_pmt_class.h     |   1 + > >  drivers/platform/x86/intel_pmt_telemetry.c |  20 ---- > >  4 files changed, 119 insertions(+), 49 deletions(-) > > > > diff --git a/drivers/mfd/intel_pmt.c b/drivers/mfd/intel_pmt.c > > index 65da2b17a204..dd7eb614c28e 100644 > > --- a/drivers/mfd/intel_pmt.c > > +++ b/drivers/mfd/intel_pmt.c > > @@ -49,10 +49,14 @@ enum pmt_quirks { > >   > >         /* Use shift instead of mask to read discovery table offset > > */ > >         PMT_QUIRK_TABLE_SHIFT   = BIT(2), > > + > > +       /* DVSEC not present (provided in driver data) */ > > +       PMT_QUIRK_NO_DVSEC      = BIT(3), > >  }; > >   > >  struct pmt_platform_info { > >         unsigned long quirks; > > +       struct intel_dvsec_header **capabilities; > >  }; > >   > >  static const struct pmt_platform_info tgl_info = { > > @@ -60,6 +64,26 @@ static const struct pmt_platform_info tgl_info = > > { > >                   PMT_QUIRK_TABLE_SHIFT, > >  }; > >   > > +/* DG1 Platform with DVSEC quirk*/ > > +static struct intel_dvsec_header dg1_telemetry = { > > +       .length = 0x10, > > +       .id = 2, > > +       .num_entries = 1, > > +       .entry_size = 3, > > +       .tbir = 0, > > +       .offset = 0x466000, > > +}; > > + > > +static struct intel_dvsec_header *dg1_capabilities[] = { > > +       &dg1_telemetry, > > +       NULL > > +}; > > + > > +static const struct pmt_platform_info dg1_info = { > > +       .quirks = PMT_QUIRK_NO_DVSEC, > > +       .capabilities = dg1_capabilities, > > +}; > > + > >  static int pmt_add_dev(struct pci_dev *pdev, struct > > intel_dvsec_header *header, > >                        unsigned long quirks) > >  { > > @@ -147,37 +171,54 @@ static int pmt_pci_probe(struct pci_dev > > *pdev, const struct pci_device_id *id) > >         if (info) > >                 quirks = info->quirks; > >   > > -       do { > > -               struct intel_dvsec_header header; > > -               u32 table; > > -               u16 vid; > > +       if (info && (info->quirks & PMT_QUIRK_NO_DVSEC)) { > > Nit: Why not use 'quirks' from a few lines above? Ack David >