Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp695018pxf; Wed, 10 Mar 2021 15:36:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJzKGQwrbw7xsPYjowygIydblKYAKMZok4oyT5SVT5sne6E1a0JEWpumAE0b8A9G7zZxEJ+Q X-Received: by 2002:a50:9d4d:: with SMTP id j13mr5666854edk.83.1615419365717; Wed, 10 Mar 2021 15:36:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615419365; cv=none; d=google.com; s=arc-20160816; b=t2Z/iXf+4RLaS6ycBCD5rrKposFwky4664SLJgRDbh9mvqPgBGSqugpd1h4ei33RFw cLntWo9OH393mYCTpzDj1KbR1wpFjL1nUKm/6ROTIFMTR3C/ErxC+rDBAGlIVv2Td3mI cQKl1c1LxheyJN56jOMK7o41uBPhVO0LUu6L9xkdPKwJRtrsXDeG1Oma+CUXWKzcMr8f zMpwTDIr/CRpUGwlXf/z3cvjJqJ2XJ+rV39COlM00BN0rXdUXzfvkhDXTRkbu1gPy9b1 eGjWQLKd6HSx+kxuHDM0N+IDsQZrMxCngfrh2/9xKj3897NHUiyyNXes8ZarS3tE2kdw kNtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=Lki+LVhGY+TJZZ9vEzSlPJrcvDWEcfN6Jpmqx+Vkc24=; b=VSZUSbngLcxaFkRdkxlXso5OOcxmsUMmX2n/4OeDSoico0nBnSM/eMcx4CZu9dQVBh o2WHTOoVrKU/EdEsfOCcMj2ktDv0mPI4wnWNf5ySyFxIoiGur0wcbaEDhFPJs7HyHULs kUKLPcO1jPtcUMM5dtUIAXhDRVdOaQwODCMCNKWY/6b08ty0zzPgyb87JNg0REByC/Iy XnrEhPmGGilo/xlbcC5N8IiHa0T2oiBEwrkMsCXfqHE176IA3r2iU7fCl+Df/cEM4nO+ dvowwhZaxwH3vakOpyfj0c/H1JLFJPGzENWSWePKMlK9hxqF6ImFAdBItSoYiFEJ1c7t kVFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WHmSoVbH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u1si486245ejt.544.2021.03.10.15.35.43; Wed, 10 Mar 2021 15:36:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WHmSoVbH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233971AbhCJXck (ORCPT + 99 others); Wed, 10 Mar 2021 18:32:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36340 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233991AbhCJXcg (ORCPT ); Wed, 10 Mar 2021 18:32:36 -0500 Received: from mail-oo1-xc2b.google.com (mail-oo1-xc2b.google.com [IPv6:2607:f8b0:4864:20::c2b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 13D6FC061760 for ; Wed, 10 Mar 2021 15:32:36 -0800 (PST) Received: by mail-oo1-xc2b.google.com with SMTP id h3-20020a4ae8c30000b02901b68b39e2d3so232121ooe.9 for ; Wed, 10 Mar 2021 15:32:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=Lki+LVhGY+TJZZ9vEzSlPJrcvDWEcfN6Jpmqx+Vkc24=; b=WHmSoVbHh0YkRmMo2QkKPvnLh2xh+r/kgYySk2lnq2vG4xor5o+igOn03hUpYvpVBx Cj6aaQgizEcqr8CXULTsoaxHSpIKkRRaLd0Rv9vRvU8A23vLDpve1vRbo007jQ+e6TTd HzprnhA9Rryqjr3VV/OUNm5CtVEiqAUMPU7o936XEtYMWboozJSfELXfmflB2O9ct5Up ZRvc24kZqej2HDIH2QvABB+dFqoCRFRe1SjZQJxOYqp489zTUoN+0O2TtyJ2CbtFn2Nl SMxDWL5g3SLl31M1Ft3ZcRcXo0DRjEne9qv3WBi1GDCO8LIAEMnKsU6RaN8eFQ7oRsWz naRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=Lki+LVhGY+TJZZ9vEzSlPJrcvDWEcfN6Jpmqx+Vkc24=; b=Y3+YMCv2uxlAS0QA8wcERfos+yX8OxvXgAqkWdyA0xKnz+sDv1xpJyMMzVAoFYdquB bNTNlotGv7r1VtIH2pOo/VokCyeEBOTD3ac/nnuvqTbkGOCAwulyH2jBxkQNCVFO/LaS I/abP74UzDzykZ/0VmWwmcZJqLaAvgP1wk7kpld69PQfOImGqZWbKl0J69cnfzcJ1YK5 OjTczi52g+3UgQDHImJ6mHzXVp6bRlf+i1WTvtVZtcSz9zE0wujDA9TS9Z/4rMTMevMF 1sI1LweOBTgR8I7cO1CdPrVNqB7FLplLTeHncViiqG91myg8ghGOq+TbzsKQtDuDGU4M p6/g== X-Gm-Message-State: AOAM531m0x72WQDA+y12gHwSnxr2eWl4y96nBuz5BbOGAjEauzf1be+7 t78g2+sjvvimpnBPB/tK4trtBA== X-Received: by 2002:a4a:d48b:: with SMTP id o11mr4262670oos.2.1615419155407; Wed, 10 Mar 2021 15:32:35 -0800 (PST) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id z3sm202269oix.2.2021.03.10.15.32.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Mar 2021 15:32:35 -0800 (PST) Date: Wed, 10 Mar 2021 17:32:33 -0600 From: Bjorn Andersson To: Srinivas Kandagatla Cc: linus.walleij@linaro.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, john.stultz@linaro.org, amit.pundir@linaro.org, Andy Shevchenko Subject: Re: [PATCH v2] gpio: wcd934x: Fix shift-out-of-bounds error Message-ID: References: <20210310174304.22176-1-srinivas.kandagatla@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210310174304.22176-1-srinivas.kandagatla@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed 10 Mar 11:43 CST 2021, Srinivas Kandagatla wrote: > bit-mask for pins 0 to 4 is BIT(0) to BIT(4) however we ended up with BIT(n - 1) > which is not right, and this was caught by below usban check > > UBSAN: shift-out-of-bounds in drivers/gpio/gpio-wcd934x.c:34:14 > > Fixes: 59c324683400 ("gpio: wcd934x: Add support to wcd934x gpio controller") > Signed-off-by: Srinivas Kandagatla > Reviewed-by: Andy Shevchenko Reviewed-by: Bjorn Andersson Regards, Bjorn > --- > changes since v1: > - removed unnecessary dump stack from log > > drivers/gpio/gpio-wcd934x.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/gpio/gpio-wcd934x.c b/drivers/gpio/gpio-wcd934x.c > index 1cbce5990855..97e6caedf1f3 100644 > --- a/drivers/gpio/gpio-wcd934x.c > +++ b/drivers/gpio/gpio-wcd934x.c > @@ -7,7 +7,7 @@ > #include > #include > > -#define WCD_PIN_MASK(p) BIT(p - 1) > +#define WCD_PIN_MASK(p) BIT(p) > #define WCD_REG_DIR_CTL_OFFSET 0x42 > #define WCD_REG_VAL_CTL_OFFSET 0x43 > #define WCD934X_NPINS 5 > -- > 2.21.0 >