Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp323104pxf; Thu, 11 Mar 2021 04:57:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJxPOTQ83JUvxaawKfDkVXWCKgjxohm7KBi+CHhDS8kxJecx8ntBFsoApz4fYEuaH87KFigU X-Received: by 2002:aa7:dc04:: with SMTP id b4mr8283068edu.221.1615467426931; Thu, 11 Mar 2021 04:57:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615467426; cv=none; d=google.com; s=arc-20160816; b=le3qDW3adAOQpeiXMvzYVOCOEguvPHF7mNbjEnmzoR5nlYb/04QZ8VTkIN5++yEgjm 6RudPAIkzw/o9YhG9twz3fXi3q8Qz00nMb0IzpvHcWEQUjHmOHs4z8W5yztHObWmrn/o Or30Yu9pC57KBFr1Gwek55CyavgKf5m5F2ne7XwBFapN8THwf1J17CBFTH3ffp2UXIxD u8ZNsIGoPkpMJi8IJMyNAYE+Q9iXFCNcLoIpqlqLkTMhWcnz/COf7TJkCUH25QeVldxt u+o5PTbbWKHUkVbBci8ayUvEzWXCd5BjGR8pj90ViveDfbjqB+yB477wABd2tVGo6xkQ PL/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :message-id:subject:cc:to:from:date:dkim-signature; bh=lcl34bVH8yDuV69ATWfcWDsWKWeXX5ysJZk8W+2Bj3k=; b=TsxGgB00NPxE9n7qgh1CMC1eHdjc2dkKBhGSUA2G6c/YQRfeRuyql6YmV9ApSEL+As BmvE18hDmlz+8psj/3TmLC7slCoTe93R47mygNvuNvOCFaT9wZny0jq4inhR7hFJOgVt 5F1soFY8qoriqId8QrxWc2wxFjD6nNDByFEKaltm55MUDF1sLN0SIchyYHBqfigdXHfK ouHHC8SRkmcY0gkjdqjjf762PoANRBymw6mbK2XqfSds4Sc9NdKhbka3p4wofiWhtcu4 KIGnGOe+lpQQOPYN9SJDPbmQUG9P3L8oYhZeVnqb3ssbo9RjNPXCYf5MSAnbGVV496Cy HPAA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=kON20EEm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id gb41si1666428ejc.90.2021.03.11.04.56.44; Thu, 11 Mar 2021 04:57:06 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=kON20EEm; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233163AbhCKMxa (ORCPT + 99 others); Thu, 11 Mar 2021 07:53:30 -0500 Received: from mail.kernel.org ([198.145.29.99]:34734 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233160AbhCKMxY (ORCPT ); Thu, 11 Mar 2021 07:53:24 -0500 Received: by mail.kernel.org (Postfix) with ESMTPSA id 0475664FC3; Thu, 11 Mar 2021 12:53:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1615467204; bh=DnEDJvBOcnn+xcMAMBOQVUQFe5m0A2svDeanci8B4pI=; h=Date:From:To:Cc:Subject:In-Reply-To:From; b=kON20EEmW+t2JyhDRhWTaQ6V243h/z55ycqRXoyck3OjbwPq6dq3JKdDGEL/AKgat a8I8h7IrB7dJ/sx34bf7DlTCN6HB90EgN3MArOb5M1k4qv/OcRMrRCLhhmLpH0uGmp uA+aCG2wk+IP7CR3UQXMuAgGUY8S0SKlaHpzYrHRo5Vi9F3dW7xkVPuRI/swXHNDWd 2t2/dNyfhf0zEXjOfNsSLytDwS1HwdIWiMimRgvef4Xl0rzIsmCjzCwLXapMtQ6s9D hqkxzVIBpYUsMhUoCTt9AFiFril74vAQ1LZ1sZn4cn+5L4KX7ur3b+XObYvfXLTrze YRMRTZfLnsnUQ== Date: Thu, 11 Mar 2021 06:53:22 -0600 From: Bjorn Helgaas To: Shirish S Cc: Bjorn Helgaas , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Julian Schroeder , Daniel Drake , Mika Westerberg Subject: Re: [PATCH] PCI: Add AMD RV2 based APUs, such as 3015Ce, to D3hot to D3 quirk table. Message-ID: <20210311125322.GA2122226@bjorn-Precision-5520> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210311044135.119942-1-shirish.s@amd.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org [+cc Daniel, Mika (author, reviewer of 3030df209aa8] On Thu, Mar 11, 2021 at 10:11:35AM +0530, Shirish S wrote: > From: Julian Schroeder > > This allows for an extra 10ms for the state transition. > Currently only AMD PCO based APUs are covered by this table. I'm really glad to see this coming straight from AMD. Is this a documented erratum? Please provide a reference to that. The point is that quirks are for working around hardware defects. If the device is not defective, and it is actually following the spec correctly, there should be a way to fix this in a generic way that doesn't require quirks. That avoids the need to add more quirks for future devices. > WIP. Working on commit to kernel.org. I'm not sure what "WIP. Working on commit to kernel.org." means. Does it mean I should ignore this and wait for the final posting? I'm OCD enough that I like commits doing the same thing to have the same subject line. This is an extension of 3030df209aa8 ("PCI: Increase D3 delay for AMD Ryzen5/7 XHCI controllers"), so it should look like that. > Signed-off-by: Julian Schroeder This appears to require an additional signoff from you, Shiresh; see [1]. Bjorn [1] https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/process/submitting-patches.rst#n356 > --- > drivers/pci/quirks.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c > index 653660e3ba9e..7d8f52524ada 100644 > --- a/drivers/pci/quirks.c > +++ b/drivers/pci/quirks.c > @@ -1904,6 +1904,7 @@ static void quirk_ryzen_xhci_d3hot(struct pci_dev *dev) > } > DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x15e0, quirk_ryzen_xhci_d3hot); > DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x15e1, quirk_ryzen_xhci_d3hot); > +DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, 0x15e5, quirk_ryzen_xhci_d3hot); > > #ifdef CONFIG_X86_IO_APIC > static int dmi_disable_ioapicreroute(const struct dmi_system_id *d) > -- > 2.17.1 >