Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp1447257pxf; Fri, 12 Mar 2021 09:40:32 -0800 (PST) X-Google-Smtp-Source: ABdhPJxnELtvyDURCSoquoHov71N2Iiz8YLT5MoyMZ2bZlsCFSf9VDWDBaNq5Gk/Yn/CYJdflvd1 X-Received: by 2002:a05:6402:50c8:: with SMTP id h8mr15285815edb.360.1615570832040; Fri, 12 Mar 2021 09:40:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615570832; cv=none; d=google.com; s=arc-20160816; b=oHF/rQErsiQS+cItjHfZ5SVMkdSU7RAORyXFlQLC3tsdFmzNJPvzoO5ugyRr2h2bpf xB1AWimvEOTioh4BN7yJ5YGetlPMfEjBOXnsc8u5maztvvZIhT7NqCnKUHHOOPo1s8SP LbkQCNamAW2/Jy7198Lw0EPD9QmQVPJqSb+Oxamn7gVoMYS34AmnHqXfVu54zdWFIV+J p+ILNcGgOV+zgsJMtqp0CuJKR6ubajYBiL7iS3+h5ZpViiW/eyjkjtjW4uvNO3ckdjKY OMp44R3ziPBJHUQX92SdwL8/uf9fu8Q76LL1qQdIZpo0Tbr5NccR3YSA+AsF+Alo+QQu LMlg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=PlLmskPyjy9P85aN3TChCWZ2X95aJr2nN4YxhPO7zSY=; b=lxCmymA4NO6pHa4CvL4t149+fW9Fi7SMcTHCjT3g5a9BDVNu4a5ruhQUNO9Tmuxq2J Hw9UBJiFs4w3wuU3X6615kIIZzYEYcZeYoZ4eH8ZKeq92DEK/ycjgKldpQvf9ksiN54t AJ7C0DrreBTcYxd7Otye93+vZNZ5lG0m3riCff1U77mhIipT+pPHtd+ovAhwAdXd0fZi CS691TwjGEMXgcLDJ4zo/jGIbX8ycz3vhQvcqVzJM1Tgmt2JZ+MjHO4ogY9kG6AlTXdn Y9sbGbQWvLR8q3gA9nl2xQAGk/rxpn7+WRM9nX5FiLAd9YyTk1EC50Qf/9VPWe74oCoH fQaw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=N+yTbPDd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v5si4649734edx.253.2021.03.12.09.40.08; Fri, 12 Mar 2021 09:40:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=N+yTbPDd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232697AbhCLRg5 (ORCPT + 99 others); Fri, 12 Mar 2021 12:36:57 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43486 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232507AbhCLRgs (ORCPT ); Fri, 12 Mar 2021 12:36:48 -0500 Received: from mail-oi1-x233.google.com (mail-oi1-x233.google.com [IPv6:2607:f8b0:4864:20::233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8A2FCC061761 for ; Fri, 12 Mar 2021 09:36:48 -0800 (PST) Received: by mail-oi1-x233.google.com with SMTP id u198so22658914oia.4 for ; Fri, 12 Mar 2021 09:36:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=PlLmskPyjy9P85aN3TChCWZ2X95aJr2nN4YxhPO7zSY=; b=N+yTbPDdF2d7xD3C5ns6YPZ9aN8B6x0KUBg0e7dg9kgsbg8CYSYmojVLLqqprM6WXg Kd4E3NGHewuM1fXhGPlkQcynPn7KsHoA4SJekIuSMsu/shUU1qTSKYDtuEoZg8Oi2Etv iJ4fqCJFBulshemAmIA0rZkgzSbsLrwz24sES5R9aiWuWgYJVq7w9E3xn3z4AkU3t+Uc 88LSJ3YWwDGVf5kggDlH7jTffgsykN5ygudDLLMhk6n7K4VEu01dr+CQSyTJaQ/pKw3A mkdcXlGYcQ8rVb4gzo4EyiuPD1kM3tIVVTOlSAsS2BTAoBNwjrLA2L71k9JtXEfmU+iS VbcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=PlLmskPyjy9P85aN3TChCWZ2X95aJr2nN4YxhPO7zSY=; b=aday+qsIcPd/clm5mGa8yu68FguoqBvgDjM+Nupb9zCOcLr3nKJvKq/Rrd7Av/Wrmc 4f9ydS857TjifaSMwFaEeMShpS21F9XyyyVWbl+xCldbCnfqG8bectH22NXNCCAS8nQi O8pEahKDRmgG6aJVHw6rG22gF/v526ZRAB6P14N01bHovDTB7+0xt3WPNnVxxujHoASw uN74rAy4f+OxxDydgXi86r4fqGHZszLqmWYUx/oW8y2hlex6DqkgPR6LSJ7QfkrZkC+s aqcGqXJ193+C48afGxaSjr59tiLE1KRaTGh00nTmz8M9fOPZTximibL6hSyxveGhXzwa bJ9Q== X-Gm-Message-State: AOAM5326u24Z+lPTpQupzL2Of3hpixKQ8dfB0DoVq/Qh6T7RgLEdnivy 0Fsg2lknvadzv6LEexpPtjA64g== X-Received: by 2002:aca:1c14:: with SMTP id c20mr6108079oic.146.1615570607262; Fri, 12 Mar 2021 09:36:47 -0800 (PST) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id 7sm1564385otd.46.2021.03.12.09.36.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Mar 2021 09:36:46 -0800 (PST) Date: Fri, 12 Mar 2021 11:36:45 -0600 From: Bjorn Andersson To: satya priya Cc: Rob Herring , Andy Gross , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, kgunda@codeaurora.org Subject: Re: [PATCH] arm64: dts: qcom: sc7280: Add PMIC peripherals for SC7280 Message-ID: References: <1615459229-27573-1-git-send-email-skakit@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1615459229-27573-1-git-send-email-skakit@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu 11 Mar 04:40 CST 2021, satya priya wrote: > Add PM7325/PM8350C/PMK8350/PMR735A peripherals such as PON, > GPIOs, RTC and other PMIC infra modules for SC7280. > Overall this looks good, just two small things below. > Signed-off-by: satya priya > --- > This patch depends on base DT and board files for SC7280 to merge first > https://lore.kernel.org/patchwork/project/lkml/list/?series=487403 > > arch/arm64/boot/dts/qcom/pm7325.dtsi | 60 ++++++++++++++++++++ > arch/arm64/boot/dts/qcom/pm8350c.dtsi | 60 ++++++++++++++++++++ > arch/arm64/boot/dts/qcom/pmk8350.dtsi | 104 ++++++++++++++++++++++++++++++++++ > arch/arm64/boot/dts/qcom/pmr735a.dtsi | 60 ++++++++++++++++++++ > arch/arm64/boot/dts/qcom/sc7280.dtsi | 8 +++ > 5 files changed, 292 insertions(+) > create mode 100644 arch/arm64/boot/dts/qcom/pm7325.dtsi > create mode 100644 arch/arm64/boot/dts/qcom/pm8350c.dtsi > create mode 100644 arch/arm64/boot/dts/qcom/pmk8350.dtsi > create mode 100644 arch/arm64/boot/dts/qcom/pmr735a.dtsi > > diff --git a/arch/arm64/boot/dts/qcom/pm7325.dtsi b/arch/arm64/boot/dts/qcom/pm7325.dtsi > new file mode 100644 > index 0000000..393b256 > --- /dev/null > +++ b/arch/arm64/boot/dts/qcom/pm7325.dtsi > @@ -0,0 +1,60 @@ > +// SPDX-License-Identifier: BSD-3-Clause > +// Copyright (c) 2021, The Linux Foundation. All rights reserved. > + > +#include > +#include > + > +&spmi_bus { > + pm7325: pmic@1 { > + compatible = "qcom,pm7325", "qcom,spmi-pmic"; > + reg = <0x1 SPMI_USID>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + pm7325_tz: temp-alarm@a00 { > + compatible = "qcom,spmi-temp-alarm"; > + reg = <0xa00>; > + interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; > + #thermal-sensor-cells = <0>; > + }; > + > + pm7325_gpios: gpios@8800 { > + compatible = "qcom,pm7325-gpio", "qcom,spmi-gpio"; > + reg = <0x8800>; > + gpio-controller; > + gpio-ranges = <&pm7325_gpios 0 0 10>; > + #gpio-cells = <2>; > + interrupt-controller; > + #interrupt-cells = <2>; > + }; > + }; > +}; > + > +&thermal_zones { > + pm7325_temp_alarm: pm7325_tz { '_' is not allowed to be used in node names, there's a few of these sprinkled through the patch. Please replace them with '-'. > + polling-delay-passive = <100>; > + polling-delay = <0>; > + thermal-governor = "step_wise"; > + thermal-sensors = <&pm7325_tz>; > + > + trips { > + pm7325_trip0: trip0 { > + temperature = <95000>; > + hysteresis = <0>; > + type = "passive"; > + }; > + > + pm7325_trip1: trip1 { > + temperature = <115000>; > + hysteresis = <0>; > + type = "critical"; > + }; > + > + pm7325_trip2: trip2 { > + temperature = <145000>; > + hysteresis = <0>; > + type = "critical"; > + }; > + }; > + }; > +}; [..] > diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi > index 8af6d77..25402d4 100644 > --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi > @@ -606,4 +606,12 @@ > , > ; > }; > + > + thermal_zones: thermal-zones { > + }; > }; > + > +#include "pm7325.dtsi" > +#include "pm8350c.dtsi" > +#include "pmk8350.dtsi" > +#include "pmr735a.dtsi" Is there any particular reason for you including these at the end of sc7270.dtsi, rather than the top like we do in other platforms? Also, are all SC7280 devices always coming with this quartet? We've seen variations of this in the past and therefor typically include them from the board dts instead. Regards, Bjorn