Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp2270023pxf; Sat, 13 Mar 2021 14:00:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJyIUdILGdoUqGaSCVteXHaWuXPhdF7hv9okRFN844fQCVXKR2H1sfxZv0hDQyQmQ5WDQWNK X-Received: by 2002:a17:906:75a:: with SMTP id z26mr15708193ejb.22.1615672822429; Sat, 13 Mar 2021 14:00:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615672822; cv=none; d=google.com; s=arc-20160816; b=0BNox4AS8ucUXUKwaI1mhZXOw9VuKZfe8yvLIi9TYk8J0vQLl1+hd1ut1h/QHDDfjG zPYoaV+LMTBt2DSUUnaaPMe1CmkaM8QcrA4MmYUvPT377eyxPDeZKVrTHQnbqomwRaEP JECIiRXTXv0VYW8byMuDHV2G5zIIJn17O2Kqkm7xxYiolrc+mKHefRbuji72kREYatmI AgnSiUNztcDoCYoY+g5QFo+tMfaL8s5sUpF3T9MWyeSs4fCjGxtfSCWd9KJ0DZPRZOFx g+mNLVHen9SDjiEjIMoKXgswIjVBK3TWVisCsc/CWZ3L3xXt+v5YdN5wArIDHLh9MylN +NRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=yZ7XlI29/00jhu+qIXXcNDVe1mGXP2PzVNn72kcLaUw=; b=asP51X+2sPN52dcL6QlU6xkpJpiveoREpczicsPBHXzWUthRZHKH+Z8CzDMPPlnA/k Eh2liPSo4PCc4xR6M8av5Z7CIP0vj9G5eyVMxwyyGhotITlSM7sKN4FLZrGGIVeSJ6Lv PNxNtrmljGL9volWHo5hU5sJnHwplYQLf13urR5/sFB5grtacbsn6exfx6vq7QW9BTHA LNm9C6dXXfzOvcn6bWIa2aML+i7wGh9/9vvE75tgYql8h98HUn3Flthxr2ivrCKw93Cf eaw5Atp6VpoCoFmTFsef1ubH/ty+w8vTMnN9UQvM/qaMUQxvTctF+TsSHjnb4YJfyIvp nSxg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=KqXhJRxO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g8si7359909eje.538.2021.03.13.14.00.00; Sat, 13 Mar 2021 14:00:22 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=KqXhJRxO; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234757AbhCMVkS (ORCPT + 99 others); Sat, 13 Mar 2021 16:40:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36546 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234754AbhCMVkJ (ORCPT ); Sat, 13 Mar 2021 16:40:09 -0500 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F31D8C061574 for ; Sat, 13 Mar 2021 13:40:08 -0800 (PST) Received: by mail-pj1-x1036.google.com with SMTP id lr10-20020a17090b4b8ab02900dd61b95c5eso10197105pjb.4 for ; Sat, 13 Mar 2021 13:40:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:content-transfer-encoding:in-reply-to:references :subject:from:cc:to:date:message-id:user-agent; bh=yZ7XlI29/00jhu+qIXXcNDVe1mGXP2PzVNn72kcLaUw=; b=KqXhJRxO32dPbBZcq63P8pgHn0ofIsUKMoYTinFYNN9rLSvhb59Bu5NWm0BgpYbki1 fnkOIVg1fN5DBhAU6FUNWhKns38qaeVQuOo6f8Q3T74pxrgPTKv+GGFpIooIcfY9yXgf YHEeti2Phz8sMSkmL9BY69vt3/vS+lwHMGoco= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:content-transfer-encoding :in-reply-to:references:subject:from:cc:to:date:message-id :user-agent; bh=yZ7XlI29/00jhu+qIXXcNDVe1mGXP2PzVNn72kcLaUw=; b=ZZfZkUnyUmgo+ZFJu87rHYOx8BAGY93kc6I9orI2/JS4ZX2YcoMceuM/yWsflocuWK P6Nobj29+Js6XJVVFSJL0oePJiIlqAqzKRESA6KcGsNHdz2h8ybK1EpQ0W/GdMOAox/r YhI0OoLO6xEmnGfsUoSe1neglqJtL2lQBDMZ6Pp0U1SDZm8V2b/y/hjHqhwwQJ8mmFX3 mLDbg+Y6H0Y3mXqAWuAmzT0JOp5trLoD9LPaAH0mwV29046t216LNAeQsClJFl6v8Xi4 sma4qR2ojHmqeeDbj1Si5T+bbGxq8P64I5RuQiL4yxPVpHWw9YoSXIQQowETZ3zlfaSA ic/Q== X-Gm-Message-State: AOAM532Y0/iRr1bfRNS++BCOqO+iSgzDGgT/ZKF/litfOfdr9QoUpuwv 606HX+WEPtlwAASnuzMvdbaXOQ== X-Received: by 2002:a17:90a:a898:: with SMTP id h24mr5347655pjq.9.1615671608562; Sat, 13 Mar 2021 13:40:08 -0800 (PST) Received: from chromium.org ([2620:15c:202:201:e859:c7d5:7d7b:5ed8]) by smtp.gmail.com with ESMTPSA id 205sm4491586pfc.201.2021.03.13.13.40.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 13 Mar 2021 13:40:08 -0800 (PST) Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <1615269111-25559-6-git-send-email-sibis@codeaurora.org> References: <1615269111-25559-1-git-send-email-sibis@codeaurora.org> <1615269111-25559-6-git-send-email-sibis@codeaurora.org> Subject: Re: [PATCH 5/6] reset: qcom: Add PDC Global reset signals for WPSS From: Stephen Boyd Cc: agross@kernel.org, mani@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sibi Sankar To: Sibi Sankar , bjorn.andersson@linaro.org, p.zabel@pengutronix.de, robh+dt@kernel.org Date: Sat, 13 Mar 2021 13:40:06 -0800 Message-ID: <161567160672.1478170.9206499753037545854@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Sibi Sankar (2021-03-08 21:51:50) > Add PDC Global reset signals for Wireless Processor Subsystem (WPSS) > on SC7280 SoCs. >=20 > Signed-off-by: Sibi Sankar > --- > drivers/reset/reset-qcom-pdc.c | 62 ++++++++++++++++++++++++++++++++++--= ------ > 1 file changed, 51 insertions(+), 11 deletions(-) >=20 > diff --git a/drivers/reset/reset-qcom-pdc.c b/drivers/reset/reset-qcom-pd= c.c > index ab74bccd4a5b..bb7113ae6232 100644 > --- a/drivers/reset/reset-qcom-pdc.c > +++ b/drivers/reset/reset-qcom-pdc.c > @@ -11,18 +11,26 @@ > =20 > #include > =20 > -#define RPMH_PDC_SYNC_RESET 0x100 > +#define RPMH_SDM845_PDC_SYNC_RESET 0x100 > +#define RPMH_SC7280_PDC_SYNC_RESET 0x1000 > =20 > struct qcom_pdc_reset_map { > u8 bit; > }; > =20 > +struct qcom_pdc_reset_desc { > + const struct qcom_pdc_reset_map *resets; > + unsigned int offset; > + size_t num_resets; Please put num_resets next to resets and move offset before or after the block. That way we know that resets and num_resets are related because they're right next to each other. > +}; > + > struct qcom_pdc_reset_data { > struct reset_controller_dev rcdev; > struct regmap *regmap; > + const struct qcom_pdc_reset_desc *desc; > }; > =20 > -static const struct regmap_config sdm845_pdc_regmap_config =3D { > +static const struct regmap_config pdc_regmap_config =3D { > .name =3D "pdc-reset", > .reg_bits =3D 32, > .reg_stride =3D 4,