Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp2596792pxf; Sun, 14 Mar 2021 05:14:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwKfnv5cGYA+jQWYJ4tV1NUQXsxYCEElv2K8bYG5ECpsGS//rh4Z6StH2ON//YMempDyOAa X-Received: by 2002:a17:906:2db2:: with SMTP id g18mr18690512eji.73.1615724073071; Sun, 14 Mar 2021 05:14:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615724073; cv=none; d=google.com; s=arc-20160816; b=vAKMUqgv/pBdMS2/MEBVGPFv8YwzRpqArC1luzNXo3L0JETFLOn/KZw//jCXJRe7rx fR1QcpwZXap8WMjua5LZVEUroNxIo0aYa8pr+YRaAOsldvzgPHJ+A5IJ8t87J7j63yHa dd+HzmK5wqWr2tdfidDfs7atkXU/1AF0p5cyxdqVAq2/qqqL4C9S74I/K4HGsKxotXv2 tPK3mv9gsxJlKvtAB3y1ZKNwMw4v1IelhLpBJZx8bM2wcpg46D0KIo8BKyZPKnKxlF6m 3m5IHhiMH1Xhigv2je6VO5y4MfER7WWt055IFj6mt5vagkb1Pk8L9JlxWjbRBkBT5EjC vUZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=IgS6KBqy76gAu5ZRvkKGi/mcLf4n7juzSR1j6hNwxBo=; b=cFe1vsxIz2gmlazqAdBh/p1ABgW1sNyJT+MRlOWZHy9rmHrLIZUYVUqIk+FRBFO3dP 729Cb8KHOZ5O3v2wEYIlcHS6bQeQq34a5a6y/9eejRQ/r0o1ljiWdgeB4VGiKEy4SUQe 0UaJk+XrBMyhJgy3VUJh67WyXjvDijn6WLnHlTnPka2zAl/0JMjgQH1shjfCsN/Z3g5A va/T+M7kT1arn4IzkU77izFATFbPs7MT7iyq2hWmrdGfZsxzFU/sx0tzPA2Ee6ncsjwG FhrP0I5tIBMSZLVwvFgXrc0TV87bXJ6a7Yrnid3uGpx8GMJ+ZsaR3hZKiTY2ugjzhXDf +lEA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Z4wFUT5a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y2si8859347eje.495.2021.03.14.05.14.09; Sun, 14 Mar 2021 05:14:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Z4wFUT5a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235293AbhCNMKE (ORCPT + 99 others); Sun, 14 Mar 2021 08:10:04 -0400 Received: from mail.kernel.org ([198.145.29.99]:37858 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235029AbhCNMJa (ORCPT ); Sun, 14 Mar 2021 08:09:30 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id DB4E064EBE; Sun, 14 Mar 2021 12:09:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1615723770; bh=IgS6KBqy76gAu5ZRvkKGi/mcLf4n7juzSR1j6hNwxBo=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=Z4wFUT5auwReUPkrHk4bKLfEFE433mTTUyav4QDiS9bVPnMA/KDvYWvJypVmmBGjF pUmwPDw3hcUpcC3hKInb29TKQojNIuQZMRGRmoq+9Sg2iUtqUvzDnYqe97ZNubqL1C WKY9jptRqv5ZqRPFvewW/hj8G1vV8lpOTc1B0Gs+8KD8MDb+4hfXEVh7m+IcSm04Rq tOY0zIbOYvfGjn2iCP1WgUG2oftKcLOgjd9EBhFRXHglouFL82Iw1LqlF8HSLt45rh hC54LTEixqJEX2eCeLEz2j8xxXEawznmDiatS1fu01kNt9r32imSSX+qm3L1lA7JJ6 j5PelUpfkRFPQ== Date: Sun, 14 Mar 2021 14:09:26 +0200 From: Leon Romanovsky To: ameynarkhede03@gmail.com Cc: bhelgaas@google.com, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, alex.williamson@redhat.com, raphael.norwitz@nutanix.com Subject: Re: [PATCH 0/4] Expose and manage PCI device reset Message-ID: References: <20210312173452.3855-1-ameynarkhede03@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210312173452.3855-1-ameynarkhede03@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Mar 12, 2021 at 11:04:48PM +0530, ameynarkhede03@gmail.com wrote: > From: Amey Narkhede > > PCI and PCIe devices may support a number of possible reset mechanisms > for example Function Level Reset (FLR) provided via Advanced Feature or > PCIe capabilities, Power Management reset, bus reset, or device specific reset. > Currently the PCI subsystem creates a policy prioritizing these reset methods > which provides neither visibility nor control to userspace. > > Expose the reset methods available per device to userspace, via sysfs > and allow an administrative user or device owner to have ability to > manage per device reset method priorities or exclusions. > This feature aims to allow greater control of a device for use cases > as device assignment, where specific device or platform issues may > interact poorly with a given reset method, and for which device specific > quirks have not been developed. Sorry, are we talking about specific devices/flows/applications that must have this functionality or about theoretical use case? Thanks