Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3149865pxf; Mon, 15 Mar 2021 02:46:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyPjcukQRzUNfIxS5vLzVuhB53+68hY1Czbfmxa0s3C9ArRjOrctjI3Lj4il2AVkDbcbSNU X-Received: by 2002:aa7:c447:: with SMTP id n7mr28527182edr.171.1615801575001; Mon, 15 Mar 2021 02:46:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615801574; cv=none; d=google.com; s=arc-20160816; b=GsO4NTl8Ff4xrKqLeK2C90V5U6O6s3aBCiddwkkykROhzZAUIQ7oF7hDZE19rCpyHi WfsDV23XOA7JfM/76YURDJDCSBX1cn+pEq4EojGxUi842dhq9iA2RmpPvFNYIAmSbGwD LKhC/Ktw8ASxds1XVh1Kq4QJjSa/Bo5vky7aUIm3a/Br+U5w4Y9rDzG35P5X3muOLQz0 SrGIsZmt/wspKnbw9XOO5C6kjZM7akQQyUXvEB7aYeyAduMs0vTiWdYEwGrs2RkivtpI k+eqPhVvRRMdocJwDi1UlSgnO/UpMcVPMdDGbYrSsf6GUTgvyvk44qYmz0WG8oX/6dCI gQNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=+b9sWME9s06yIBLOEvf5WrW2EmjZFwJwqifh5Bs79ks=; b=Xc+EmObXzUq7OjVrECogpbCCMFqCybfD+7NYifm/fqqAOnJJLg6Yje1naQgeqEl3L7 mKjE8rySm1Er+uIeSDOh/IosNB/zr+ZFcMRX/8VhRflJsqZxHHKfb2ugrrH7NieZdwPC mSQJU2kujHyERmsXG7n7utT5BuwM3ccTdwPcOp2MA2L7R4O+FH24Ra21fgCzhQEYIn/l GfLOIK/KImCuxgu5ACMxPNEE1JG8o2G2fxQgy36r2kh3ATleLb2XY2tFzsxw3HPkCQAf cpr6veXqOCcvJ6QW/TJqH/0iPWsdJcLz+/u3nZtPZDVOlPRw490SxvsecaiaLI/0pPRD ptbA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Myituj1q; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r12si11431003ejz.5.2021.03.15.02.45.52; Mon, 15 Mar 2021 02:46:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Myituj1q; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229614AbhCOJo6 (ORCPT + 99 others); Mon, 15 Mar 2021 05:44:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46070 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229460AbhCOJof (ORCPT ); Mon, 15 Mar 2021 05:44:35 -0400 Received: from mail-pf1-x42d.google.com (mail-pf1-x42d.google.com [IPv6:2607:f8b0:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3707DC061574; Mon, 15 Mar 2021 02:44:35 -0700 (PDT) Received: by mail-pf1-x42d.google.com with SMTP id r16so4892688pfh.10; Mon, 15 Mar 2021 02:44:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+b9sWME9s06yIBLOEvf5WrW2EmjZFwJwqifh5Bs79ks=; b=Myituj1qTSZfJC3Hp4o2Z4CYtaGyZHHQLhU6ZS6rQ5EDWBFB/JsHTR9Hgyb0SOjTcw ntOkd6NmlStBkXRjztO0g0mb/YnZbG0v5akINg/2pV/9qxiX6vQ25oAh46rvbqoM9HFQ TZXL730poJwkJirQcaBUpg2rsvWhQ3Qls3BsN1GtNngMDwjLb4WClDK2zGKc7FJjciRn DXknXwATZY37RIjubZGrXbpgmaBM7Fim2tHQRegMnSI3/5yTGCOC2l4ZowNMVtm2Jl8B wg7ndnR4eO6Fy2wSLbou4+L1j7mNLTFCZwiyPExEPU7xh0649FO/R46sVx6n9+JdXhuI lPAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+b9sWME9s06yIBLOEvf5WrW2EmjZFwJwqifh5Bs79ks=; b=DQic2GzC312l5l4k06pD/5Pxiz5W4r4n8aHwL1OeNgGbuGLGJ6H9c5FzfTjJdlcT6V m28RISs9zypkSd7i29Oq5nTACMIpnZyruy/T4siVGj+mdzWrxVa+6K9LA7QAL8SbRzUA zA1NIMELPjyQC6zdS/SCDSdTdisP+OIkLEungIPSKX7p93+N9xp66d4v2MpMOG54netn Heuknrc032XLpBMHHBmVvV+HOK5GTvnK4XmFB2qIcPotbjm85nLGW7XwfrIG+0/OKUkW nrjL8cRkIYXLzAFfMZ9jY0qAcy7eAAdMbx25fxSx+i8mX6un7XBjcL+qz86EBc0JggJC YOEg== X-Gm-Message-State: AOAM533MjEs9qAuEa3eaB/IMCTJcdEkoR75pxrsTCzPna7Eod9Jqctid gDJsRk+H4LweYoFutPAE4k8= X-Received: by 2002:aa7:9841:0:b029:1f8:f326:a3b3 with SMTP id n1-20020aa798410000b02901f8f326a3b3mr9487795pfq.7.1615801474820; Mon, 15 Mar 2021 02:44:34 -0700 (PDT) Received: from localhost.localdomain ([120.245.122.54]) by smtp.gmail.com with ESMTPSA id 14sm12780811pfy.55.2021.03.15.02.44.28 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Mon, 15 Mar 2021 02:44:34 -0700 (PDT) From: dillon.minfei@gmail.com To: robh+dt@kernel.org, alexandre.torgue@foss.st.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com, gregkh@linuxfoundation.org, erwan.leray@st.com, erwan.leray@foss.st.com, linux-serial@vger.kernel.org Cc: dillon min Subject: [PATCH v3 1/9] Documentation: arm: stm32: Add stm32h750 value line doc Date: Mon, 15 Mar 2021 17:43:48 +0800 Message-Id: <1615801436-3016-2-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1615801436-3016-1-git-send-email-dillon.minfei@gmail.com> References: <1615801436-3016-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: dillon min This patchset add support for soc stm32h750, stm32h750 has mirror different from stm32h743 item stm32h743 stm32h750 flash size: 2MiB 128KiB adc: none 3 crypto-hash: none aes/hamc/des/tdes/md5/sha detail information can be found at: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html Signed-off-by: dillon min --- Documentation/arm/index.rst | 1 + Documentation/arm/stm32/stm32h750-overview.rst | 33 ++++++++++++++++++++++++++ 2 files changed, 34 insertions(+) create mode 100644 Documentation/arm/stm32/stm32h750-overview.rst diff --git a/Documentation/arm/index.rst b/Documentation/arm/index.rst index b4bea32472b6..d4f34ae9e6f4 100644 --- a/Documentation/arm/index.rst +++ b/Documentation/arm/index.rst @@ -52,6 +52,7 @@ SoC-specific documents stm32/stm32f746-overview stm32/overview stm32/stm32h743-overview + stm32/stm32h750-overview stm32/stm32f769-overview stm32/stm32f429-overview stm32/stm32mp157-overview diff --git a/Documentation/arm/stm32/stm32h750-overview.rst b/Documentation/arm/stm32/stm32h750-overview.rst new file mode 100644 index 000000000000..c8ce59ec3bd1 --- /dev/null +++ b/Documentation/arm/stm32/stm32h750-overview.rst @@ -0,0 +1,33 @@ +================== +STM32H750 Overview +================== + +Introduction +------------ + +The STM32H750 is a Cortex-M7 MCU aimed at various applications. +It features: + +- Cortex-M7 core running up to @480MHz +- 128K internal flash, 1MBytes internal RAM +- FMC controller to connect SDRAM, NOR and NAND memories +- Dual mode QSPI +- SD/MMC/SDIO support +- Ethernet controller +- USB OTFG FS & HS controllers +- I2C, SPI, CAN busses support +- Several 16 & 32 bits general purpose timers +- Serial Audio interface +- LCD controller +- HDMI-CEC +- SPDIFRX +- DFSDM + +Resources +--------- + +Datasheet and reference manual are publicly available on ST website (STM32H750_). + +.. _STM32H750: https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html + +:Authors: Dillon Min -- 1.9.1