Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3226945pxf; Mon, 15 Mar 2021 04:58:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwadXvqzh0YnBdre9uGNOlMIajKmkrGH0TTtIkNof8klEqxwgQvvmvSlDio7D6e5vq5Sqdh X-Received: by 2002:a17:906:73cd:: with SMTP id n13mr22628477ejl.535.1615809483373; Mon, 15 Mar 2021 04:58:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615809483; cv=none; d=google.com; s=arc-20160816; b=c8uINGzSGjaKTZ+yxAO0WQy6HzCShjNZQYKj4vMErp53ozQaXVHwQVX/B6M6rndZ87 M7PSRxvVcVorsF3/j9wv7V0JRFNuxPHN5QCUULAkXJFgRv0JuMJp9ezFZQpiYTbbOfDT 2sWBwS9Naw/6VpE7OpSBgqeFSWxExUr+GOB3Scr2BS8aYYlBLFIvV77kq9ZUudPX/NHZ LavHXHlhLgawdyeJffc1LLx6rHzhV1+/OQV1DK8XU5SuNOuosilCmIUuU+3I/ecFN6uS H4Q9m7AaJ4YRXVSdimPSvsqLTzScq9GfF6aQ2i6ZrvEB2FLrzhJVRD13SlEcIe8k+VWi 25eg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=B+fmnL0Wxj8PmGPHgme3aqLsPkdjm+QPHRhEXelM7jY=; b=F1GbMhxyTeU2Rcr9B5/3qv/cSf9PGv3LjAw44PulyEUM7UDO95JhmBCX5gDh2eojkp Sef7nj8hs8C/v+IUx4Id2414PESYQOcanob+njTO10QzM1x02/DufPF72t1G7C9xrc97 G1zr1USwd5Rnq1u/mZtklwqh+q49+bIK/4CAL8mOgVdBzhqUr8o1zzng4O9Vduo+ME40 WelpoTfwmUdTD820TdKw6r+iFjcLYtBKC28g+H1WwIy5yK3FdA0E0nBBP39IPhJepEqd zZ4Fdsj8QNylJtjOjhyy7cLZAr4ooPIDLUxyvXhZ7bF4alsgySZcmW/SsCX1J4x6aIkL jTuQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h18si11135284ejk.355.2021.03.15.04.57.40; Mon, 15 Mar 2021 04:58:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230227AbhCOL4s (ORCPT + 99 others); Mon, 15 Mar 2021 07:56:48 -0400 Received: from foss.arm.com ([217.140.110.172]:35028 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229658AbhCOL4i (ORCPT ); Mon, 15 Mar 2021 07:56:38 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8E979D6E; Mon, 15 Mar 2021 04:56:37 -0700 (PDT) Received: from lakrids.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 56EF03F792; Mon, 15 Mar 2021 04:56:36 -0700 (PDT) From: Mark Rutland To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, will@kernel.org, catalin.marinas@arm.com Cc: james.morse@arm.com, marcan@marcan.st, mark.rutland@arm.com, maz@kernel.org, tglx@linutronix.de Subject: [PATCHv3 0/6] arm64: Support FIQ controller registration Date: Mon, 15 Mar 2021 11:56:23 +0000 Message-Id: <20210315115629.57191-1-mark.rutland@arm.com> X-Mailer: git-send-email 2.11.0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hector's M1 support series [1] shows that some platforms have critical interrupts wired to FIQ, and to support these platforms we need to support handling FIQ exceptions. Other contemporary platforms don't use FIQ (since e.g. this is usually routed to EL3), and as we never expect to take an FIQ, we have the FIQ vector cause a panic. Since the use of FIQ is a platform integration detail (which can differ across bare-metal and virtualized environments), we need be able to explicitly opt-in to handling FIQs while retaining the existing behaviour otherwise. This series adds a new set_handle_fiq() hook so that the FIQ controller can do so, and where no controller is registered the default handler will panic(). For consistency the set_handle_irq() code is made to do the same. The first four patches move arm64 over to a local set_handle_irq() implementation, which is written to share code with a set_handle_fiq() function in the last two patches. This adds a default handler which will directly panic() rather than branching to NULL if an IRQ is taken unexpectedly, and the boot-time panic in the absence of a handler is removed (for consistently with FIQ support added later). The penultimate patch reworks arm64's IRQ masking to always keep DAIF.[IF] in sync, so that we can treat IRQ and FIQ as equals. This is cherry-picked from Hector's reply [2] to the first version of this series. The final patch adds the low-level FIQ exception handling and registration mechanism atop the prior rework. I'm hoping this is ready to be merged into the arm64 tree, given the preparatory cleanup made it into v5.12-rc3. I've pushed the series out to my arm64/fiq branch [3] on kernel.org, also tagged as arm64-fiq-20210315, atop v5.12-rc3. Since v1 [4]: * Rebase to v5.12-rc1 * Pick up Hector's latest DAIF.[IF] patch * Use "root {IRQ,FIQ} handler" rather than "{IRQ,FIQ} controller" * Remove existing panic per Marc's comments * Log registered root handlers * Make default root handlers static * Remove redundant el0_fiq_invalid_compat, per Joey's comments Since v2 [5]: * Fold in Hector's Tested-by tags * Rebase to v5.12-rc3 * Drop patches merged in v5.12-rc3 [1] https://http://lore.kernel.org/r/20210215121713.57687-1-marcan@marcan.st [2] https://lore.kernel.org/r/20210219172530.45805-1-marcan@marcan.st [3] https://git.kernel.org/pub/scm/linux/kernel/git/mark/linux.git/log/?h=arm64/fiq [4] https://lore.kernel.org/r/20210219113904.41736-1-mark.rutland@arm.com [5] https://lore.kernel.org/r/20210302101211.2328-1-mark.rutland@arm.com Thanks, Mark. Hector Martin (1): arm64: Always keep DAIF.[IF] in sync Marc Zyngier (3): genirq: Allow architectures to override set_handle_irq() fallback arm64: don't use GENERIC_IRQ_MULTI_HANDLER arm64: entry: factor irq triage logic into macros Mark Rutland (2): arm64: irq: rework root IRQ handler registration arm64: irq: allow FIQs to be handled arch/arm64/Kconfig | 1 - arch/arm64/include/asm/arch_gicv3.h | 2 +- arch/arm64/include/asm/assembler.h | 8 +-- arch/arm64/include/asm/daifflags.h | 10 ++-- arch/arm64/include/asm/irq.h | 4 ++ arch/arm64/include/asm/irqflags.h | 16 +++-- arch/arm64/kernel/entry.S | 114 +++++++++++++++++++++--------------- arch/arm64/kernel/irq.c | 35 ++++++++++- arch/arm64/kernel/process.c | 2 +- arch/arm64/kernel/smp.c | 1 + include/linux/irq.h | 2 + 11 files changed, 125 insertions(+), 70 deletions(-) -- 2.11.0