Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp3688388pxf; Mon, 15 Mar 2021 16:12:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxJgUe5YFGV8F9CAaM3QjXOy9rF5epWMJneUhczhbmNBeVUuzcr4ESuiTNCgmwebr3OSgC6 X-Received: by 2002:a17:906:7f84:: with SMTP id f4mr25586067ejr.525.1615849976945; Mon, 15 Mar 2021 16:12:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615849976; cv=none; d=google.com; s=arc-20160816; b=Pdx5mGtnMojeyB/eplzCp6I+VdEkUxnxVuVuJdo1TIJNAq/5ymjDSD/MzB6jVNgnoF y9+VlRhdF1nBP0DyBok3CApJf67VTm0FhWWTg0tibRrclz+DGq9s65Vrt6iKivJeXnds wgfh/VOa6f9KuV0oyHMkcSo4eicOhjv4LGhpcOVu5i59awSG3boEVD6bgln5vWGdwOt/ Th4ZSzfxuXHfNiBkJxIqHsjZsjL50bgo/+S0kGiLC7Fkq/zgfpzxf9Fk19BSjJFLsaG5 yDPXEFWGt6wRAmdkO33aA7dlEBK5QxOSXzx4B0Ys26dV17HkQycFOdd79m+wp9VYtNxj wAhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=2j3KSyY9FiPR3V+TpW0mN5/GAU1zv04HYbOCMounL58=; b=hId/0PeZ5wFpR9Q5fQqW7VIDac+hiVRDd9+nY0XKop1tSkzgnbFLt8JOmysiLo+YKe IXJ9ZD+PsKLPyh59/F195sxrrmbCw4nKDVeTVRWvq+8wxPBDBw/CICG0lyUFSZtxD3Xw qxT4tFUOeGi7TiQmMp6mATRWt+mxEe6vGNUiGvxFKFgzkZM/G684ziaROZpnOWUxe0d0 +LWQhnpqYtseyPEmkb6i2Xz104jz4gdXr6ubDQAh5UkRg8KMlJYXa8PH2nNe5wA/tIW8 g3LSNrkIFYhZOXkR8RkzY2RQYiuIB+Gs7UTL+DOb/oJbLoq1gsgJt7/aoJWYICaCKVaA ALEQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=SZhjJqAb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g20si11674695ejf.364.2021.03.15.16.12.34; Mon, 15 Mar 2021 16:12:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=SZhjJqAb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231983AbhCOSFI (ORCPT + 99 others); Mon, 15 Mar 2021 14:05:08 -0400 Received: from mail.kernel.org ([198.145.29.99]:48186 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232829AbhCOSFB (ORCPT ); Mon, 15 Mar 2021 14:05:01 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id C4BEA64F2A; Mon, 15 Mar 2021 18:05:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1615831501; bh=OOnibZwVS4QXe9DaGiP/Jf/4UZuNzsZTE76LNhLdRAQ=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=SZhjJqAbLuEQKi10OD1YOdVbpgYJYXxyQd5qRuURaH43m7HXPCr4KytneHIaFxeqh J7oXfTmo3WZcM0aBNrHNh6+Q7QlqZJau6LBhfthlE6IBJrWwpVm8ExdTYpJOKj3N3y 5iD5nq3UnQwKQaH/vWV8wQ3NboVWSz+9nlx6yUrPsVkWpGEw1ueWQuUY85G5x4N8X1 uqq1Ds4tKg2s3mF4x35/ZufjVHl8mjWLK6KiaxGC42xyuZ6k5QjpQm+2JSBFyWnvBm m48dGvd9aqv5z3oWztxH33cA7dHAFddzVSxOsTypGHQIHI+w0EF3Mt8GqFiZ47kCJJ 4DnANaCS6YpgA== Date: Mon, 15 Mar 2021 18:03:45 +0000 From: Mark Brown To: Sameer Pujar Cc: lgirdwood@gmail.com, oder_chiou@realtek.com, michael@walle.cc, jonathanh@nvidia.com, kuninori.morimoto.gx@renesas.com, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org, thierry.reding@gmail.com, sharadg@nvidia.com Subject: Re: [PATCH 0/2] Do not handle MCLK device clock in simple-card-utils Message-ID: <20210315180345.GD4595@sirena.org.uk> References: <1615829492-8972-1-git-send-email-spujar@nvidia.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="OaZoDhBhXzo6bW1J" Content-Disposition: inline In-Reply-To: <1615829492-8972-1-git-send-email-spujar@nvidia.com> X-Cookie: Close cover before striking. User-Agent: Mutt/1.10.1 (2018-07-13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --OaZoDhBhXzo6bW1J Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Mon, Mar 15, 2021 at 11:01:30PM +0530, Sameer Pujar wrote: > With commit 1e30f642cf29 ("ASoC: simple-card-utils: Fix device module clock") > simple-card-utils can control MCLK clock for rate updates or enable/disable. > But this is breaking some platforms where it is expected that codec drivers > would actually handle the MCLK clock. One such example is following platform. > - "arch/arm64/boot/dts/freescale/fsl-ls1028a-kontron-sl28-var3-ads2.dts" Thanks both Sameer and Michael for getting this resolved! --OaZoDhBhXzo6bW1J Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmBPoYEACgkQJNaLcl1U h9AtuAf/e1BD/13HSmTPeMLC/4qUqTdjmE9nF5bQErVZMroH4MMJ6db7mtVD7QPS BX2kiqtlD3uhRAjsu2lOCY6ElVvXZe+16Q2d7uW/aWG3DsgxUv7DqEvkHWx2g0Kw 8iT85QMANx4OSRs1r2/Z27NhBehTqv2qJBzsfnIyv4OW1+72DVMe486OoIkVxAVY 5zDxF8BMgQJErkmCTb+u8PNmIYEZLsoSIePE1YLaXid7adRGU0u8G5B3Eg1js3du GMGXnuLCC6S8UN7bDfH3hOYSg2+fbiGe3S6wd24O+DaOt5MOwzBmwUXpOhc/ScS8 v6mUjOyk9voBRkUPARLJDb6Kgdc1ag== =2Y8Z -----END PGP SIGNATURE----- --OaZoDhBhXzo6bW1J--