Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4215220pxf; Tue, 16 Mar 2021 08:13:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyKrKwV5ko246Zu9doRXJ/UulxQoqIichDv3pq2GqdML0hDIAbl+RHMNRuTQ0ni8GJMuDdW X-Received: by 2002:a05:6402:95b:: with SMTP id h27mr37117622edz.93.1615907605309; Tue, 16 Mar 2021 08:13:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615907605; cv=none; d=google.com; s=arc-20160816; b=GzuqYvDc62C1kmNgecGSw868QzaqjmtPHYxNv1uGXwJexSTn+CONXEgOi5RiwayIXg jfFY8jbKoFUG+bJ+eZLF/nEtdshhwGMdFhsBZoK1oaj7FumYpLgLgjibV428/fz1IVQ2 chsyixBSfvB/zDExc7G7vChr888DsIx93+EN4hXsRis4Ri4nDbYzhwvZO/9Pd9v38FdZ tjMY9gflbxb+js+uzSCpXWRfVJQJyt/ef0fVFTB+3oOUb7+4OqajObZ9yDzVBa1N4JFD VOa+a2q4+GWU1JkDppGzyDrR/8DK4e3Vt21GhOZpTVWjSVS2cllS0BBbV6VXrsBPvuew DfpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:dkim-signature; bh=ZlGjKam63aQLi+o0LhluDgoPHJQOM2BP/ykK/q/EKrk=; b=ZR/lkGKXKOxs/Tsc2lLDbyShW2xIs3Gl/Z+gUh1gbCXKDijYZA0DliRNNx/5xMH8/g iN9/gmsbTN7ml4y+gE4wp5mu5mp2PX4vwogik4UuqygosJ86/qigztlRASH8P+pvzL5B hdJBa9VD6RXxHkQTOKWOwTheIiZdHmxdHz60G7JTRkHOVxKtfKBaa9OBALmImBmP2QSM WZ+UEoofnpq+Wdta5+BnoQbL3T8UYv3pOxi8YoxHOQ4XzvuKorl1W4LcfanUjuBbg00e wUVXrbBUzNeWfkiuKSFDrPM8l4NdZmLDNZERIPteiowOrZw6qsFiQDM8U4V0tg1Sya1y Wn/Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=gzRLJiqw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id jz18si13103071ejc.575.2021.03.16.08.12.55; Tue, 16 Mar 2021 08:13:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=gzRLJiqw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235837AbhCPJLJ (ORCPT + 99 others); Tue, 16 Mar 2021 05:11:09 -0400 Received: from esa.microchip.iphmx.com ([68.232.154.123]:15506 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231733AbhCPJK0 (ORCPT ); Tue, 16 Mar 2021 05:10:26 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1615885826; x=1647421826; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=2Key+2iKL38M/BSOAh81U/K72xgggpmsGs3yXXt3WQE=; b=gzRLJiqwpRewYCpANX2QivgnvO2Adlc0x33Z3+zopAvUwugGQn5x5kuO OzifIOwTWN4VCNYIwKp8AFHELCxBI6j92vMa42J8RfSvmAyLzCGez1dgG nkEH5rPYN9EBF7E/vnEe6PUti2CBBX0ccj8fDB1n5bkCmuFPfk/x9t7F6 cANKLFJsMbLrysxhdi6yO1e9/BL5PnKca5wkcwQS5uTWuM38gEc8o8kGa Ciq1rAlpl5jShlejG3d8AtdPEkkEmgcFY1e5njodWIIM4OOeNZQPljNWr J4diCk1pV9WCVIacOLfDJp0SCuH7bgGa1coI+jExO5Sm7KxgkCJeBBN7H A==; IronPort-SDR: cPYFzHQH/xRbNznlMbvR00a9jgdOzuouB3dWYtHCEGiGh6Dhnj5/OIiOZuqokhrCvMGmEQNgsV M/QssLNFjsaNym+nfKMhuxToefhDNmpLFxDRjV0tEKckaWPYOujihiVTWq38ydm08OtNX/hWx6 Px0FAlh7ytlQDoBMDSzek+1NOVTFuabUi5oqskz0Yp+c5+q5sRvo7AoCLpebJ0IuQ3h453zsWJ zqPz2H5GiB+PuBQWmvFUGZCUSj2IwUNLTEaXl5TEZC4H2j3EZ0JvLrAc9UGdVO6FcFaGuGIa4T xtA= X-IronPort-AV: E=Sophos;i="5.81,251,1610434800"; d="scan'208";a="47683728" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 16 Mar 2021 02:08:56 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Tue, 16 Mar 2021 02:08:56 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Tue, 16 Mar 2021 02:08:54 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring CC: Steen Hegelund , Andrew Lunn , Microchip Linux Driver Support , Alexandre Belloni , Gregory Clement , , , Subject: [PATCH v8 3/3] arm64: dts: reset: add microchip sparx5 switch reset driver Date: Tue, 16 Mar 2021 10:08:39 +0100 Message-ID: <20210316090839.3207930-4-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210316090839.3207930-1-steen.hegelund@microchip.com> References: <20210316090839.3207930-1-steen.hegelund@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This provides reset driver support for the Microchip Sparx5 PCB134 and PCB135 reference boards. The Sparx5 Switch will no longer use the Ocelot Chip Reset Driver (with the compatible string "microchip,sparx5-chip-reset"), but use a separate driver that exposes a reset controller interface and has the compatiple string "microchip,sparx5-switch-reset". Eventually the Sparx5 reset support will be removed from the Ocelot chip reset driver. Signed-off-by: Steen Hegelund Reviewed-by: Alexandre Belloni --- arch/arm64/boot/dts/microchip/sparx5.dtsi | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/microchip/sparx5.dtsi b/arch/arm64/boot/dts/microchip/sparx5.dtsi index 380281f312d8..dc3ada5cf9fc 100644 --- a/arch/arm64/boot/dts/microchip/sparx5.dtsi +++ b/arch/arm64/boot/dts/microchip/sparx5.dtsi @@ -132,9 +132,12 @@ mux: mux-controller { }; }; - reset@611010008 { - compatible = "microchip,sparx5-chip-reset"; + reset: reset-controller@611010008 { + compatible = "microchip,sparx5-switch-reset"; reg = <0x6 0x11010008 0x4>; + reg-names = "gcb"; + #reset-cells = <1>; + cpu-syscon = <&cpu_ctrl>; }; uart0: serial@600100000 { -- 2.30.2