Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4365677pxf; Tue, 16 Mar 2021 11:35:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwhf+cMV1uBwptlFR6670Z3O/jAs2PnPAmFOI0+MKqn5dcOsesdOIsLUph3cTwjQblyE3ec X-Received: by 2002:a17:906:5e55:: with SMTP id b21mr15234075eju.289.1615919758834; Tue, 16 Mar 2021 11:35:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615919758; cv=none; d=google.com; s=arc-20160816; b=EOvSEVWqJ96CEKKbYU/QI8WdD4B9+q1gG1lZhc4nkxTInXfChuP2Ya3RNuGnoczUTd GqBY6abMtc7xKPzOm8jGgL7yRTQDYXwsrq3Af01FaJdLkn2Onv0C5ukVwp5yTC2To/uv pHO4+aiq3cJQawNQvRvLzrJqO1IHGzDFogMFA6ng9PoOg1svdZT32JOEQTwLY9hnmCt2 yS0AkIYJIlULu1+G3EzzCC76ckihn1AE/rnzvyrVZkvWGfkKRyfenRNZMc/JOmnIvEtP OHLedTqkVMt6uaSDi4qV7IU8J1LmjCBXsIqucf0Z+IPSHWyRkn4lUEHk8Z614cJ3S3EC Tk7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=3RBM46ZpO142qJ1BYxXdb1DHw8MgYMd/jM4+8PLBJ0s=; b=q4XUp0THcjXCEmDx112b+hTpqUkIH2KwJ8hXRXu2cQ7whQfMxtewJgEG+p7vgIzbWv Y16+gBHxSF3OgRit5PLVsfKF7pH4ssPQVYAG2Tb7usA3e0M17yZra6P9KqD+8iCmrnfl tSDB+Of1N69Udg6bxhXGaFzNGo3VBPgxNXegmuIVzTU6gE8t719NpxM4plEzrteC6Xzv cbOIQvRcAIlWsa7vZzMHo8NaJ0Zr97xVoMBbogxMKTV87xUJ8dPRR4l8a8sEGBYvxHgx oI7HXjzqImNjqG/ZAdNRI6FbSmdqXkkOm0cA7Ki9HLSPcjvYtTL8noC+7o7ki2Dc8c5O eZsg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s25si15512499ejy.8.2021.03.16.11.35.36; Tue, 16 Mar 2021 11:35:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237152AbhCPLPc (ORCPT + 99 others); Tue, 16 Mar 2021 07:15:32 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:54067 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S233919AbhCPLPV (ORCPT ); Tue, 16 Mar 2021 07:15:21 -0400 X-UUID: 1f096de308704c78b5f555427e26c585-20210316 X-UUID: 1f096de308704c78b5f555427e26c585-20210316 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 532000923; Tue, 16 Mar 2021 19:15:16 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 16 Mar 2021 19:15:13 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 16 Mar 2021 19:15:14 +0800 From: Seiya Wang To: Rob Herring , Matthias Brugger CC: Jonathan Cameron , Lars-Peter Clausen , Peter Meerwald-Stadler , Ulf Hansson , Chunfeng Yun , Kishon Vijay Abraham I , Vinod Koul , Greg Kroah-Hartman , Mark Brown , Daniel Lezcano , Thomas Gleixner , Wim Van Sebroeck , Guenter Roeck , Enric Balletbo i Serra , Hsin-Yi Wang , Seiya Wang , Fabien Parent , Sean Wang , Zhiyong Tao , Chaotian Jing , Wenbin Mei , Stanley Chu , Bayi Cheng , Chuanhong Guo , , , , , , , , , , Subject: [PATCH 01/10] dt-bindings: timer: Add compatible for Mediatek MT8195 Date: Tue, 16 Mar 2021 19:14:34 +0800 Message-ID: <20210316111443.3332-2-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20210316111443.3332-1-seiya.wang@mediatek.com> References: <20210316111443.3332-1-seiya.wang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 7DBB21F2AB5E02307627BB7A18E5EFF7B6C6C158DF453B6D49922F794F81B9BC2000:8 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit adds dt-binding documentation of timer for Mediatek MT8195 SoC Platform. Signed-off-by: Seiya Wang --- Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt index 690a9c0966ac..e5c57d6e0186 100644 --- a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt +++ b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt @@ -23,6 +23,7 @@ Required properties: For those SoCs that use SYST * "mediatek,mt8183-timer" for MT8183 compatible timers (SYST) * "mediatek,mt8192-timer" for MT8192 compatible timers (SYST) + * "mediatek,mt8195-timer" for MT8195 compatible timers (SYST) * "mediatek,mt7629-timer" for MT7629 compatible timers (SYST) * "mediatek,mt6765-timer" for MT6765 and all above compatible timers (SYST) -- 2.14.1