Received: by 2002:a05:6a10:9848:0:0:0:0 with SMTP id x8csp4589266pxf; Tue, 16 Mar 2021 18:29:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy8E+LO7wqQ77JV8u+J/O7MHboZYreV7jx8wDKYmKd3UG1S/J6mJQJVjRIqpcUufOKO5882 X-Received: by 2002:a05:6402:2076:: with SMTP id bd22mr38970630edb.378.1615944550812; Tue, 16 Mar 2021 18:29:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615944550; cv=none; d=google.com; s=arc-20160816; b=rUTOr8rhBt+HfFJc5wfYQlC2FgaqEIvyuOtDirFo7NxlNVGWN6h5eCB6vCS3VXbJ4l 8MAK8stA+I617bpk+sCH7T4PYZFEoX+TBAqgISDe7m2Wx3rdMIL2AR5hp90knTOS5ImX sbst8mflMZ525HqZkNi93r8P1tG39jh00hmCnYDYSmWzGSknqMm1wBzs3ScrQJkbGdyB qzdEe1O5J3GSz//wLawB3QZ7jRYKofxZBfOMKxdrI8Djy5ehIxhLzBV878VM4DSIfrlQ LFpvXM2Au7F26D3xzunHI2yqRr8RNa9FGrYHaAXJHZ0n0IGglT6QPN8PhI2ddEZYZp8h xP3Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from:dmarc-filter :sender:dkim-signature; bh=prRJqyplMooPFtSjbrDtYPwI/727BjBuJlZh58u9B08=; b=wv8R6g5JJN/D8UArcXHZIIHTs4jp30+RCqacJ0qJkoSkwzHbCtK22MoBtdOb80x6Bs ZTeEIYLtxyXFJ6Sht/fnhZTnBRrOE0lNtwbGgSPSj/fGE4j9d4NflxA5wm2xfGZ35Pxi OdF8E99ygec0WD+mXopt5Zhy50CRP1a4ai5j7HxWCtHZyEsC9TIMOAUhEgVM97ff60Vo TCAEhaBC2x24DagDziccDxXwutUtPysHhFIpRsIvD7qridVBRIa63GeHQzBK3blj0g9h wLDhOtaxnQBd7jeyUuUnbaTfvN5leuzD1JWKgEjzc3WNTpvu/4nTVd8AX1Cj2RKu7drB 2BmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=YJ4JgIwy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m23si14883908ejr.429.2021.03.16.18.28.42; Tue, 16 Mar 2021 18:29:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=YJ4JgIwy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229739AbhCQB1s (ORCPT + 99 others); Tue, 16 Mar 2021 21:27:48 -0400 Received: from a0.mail.mailgun.net ([198.61.254.59]:31672 "EHLO a0.mail.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229505AbhCQB1m (ORCPT ); Tue, 16 Mar 2021 21:27:42 -0400 X-Greylist: delayed 304 seconds by postgrey-1.27 at vger.kernel.org; Tue, 16 Mar 2021 21:27:42 EDT DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1615944462; h=Message-Id: Date: Subject: Cc: To: From: Sender; bh=prRJqyplMooPFtSjbrDtYPwI/727BjBuJlZh58u9B08=; b=YJ4JgIwyxBnnnY8txYpQvdOwHZ2KFoln0IjamdERH6BsKIH5DqgoaB2daIk9CpLGQJDKpXCT yezYZebX6q269JBPF9mVp02nW2FN34S7eNJZpi68+cPp0M/hoSR5VN8/MKtA1Eruzr+Dj7ss 6uDIDv3pBo1Mt/k8Es4zY97jBwI= X-Mailgun-Sending-Ip: 198.61.254.59 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n05.prod.us-east-1.postgun.com with SMTP id 605159db4db3bb6801177d50 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Wed, 17 Mar 2021 01:22:35 GMT Sender: tdas=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 09110C433CA; Wed, 17 Mar 2021 01:22:35 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00,SPF_FAIL autolearn=no autolearn_force=no version=3.4.0 Received: from tdas-linux.qualcomm.com (unknown [202.46.22.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tdas) by smtp.codeaurora.org (Postfix) with ESMTPSA id 78E66C433C6; Wed, 17 Mar 2021 01:22:30 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 78E66C433C6 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=fail smtp.mailfrom=tdas@codeaurora.org From: Taniya Das To: Stephen Boyd , =?UTF-8?q?Michael=20Turquette=20=C2=A0?= Cc: Rajendra Nayak , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh@kernel.org, robh+dt@kernel.org, Taniya Das Subject: [PATCH v1 0/6] Add support for DISP/VIDEO/GPU CCs for SC7280 Date: Wed, 17 Mar 2021 06:52:16 +0530 Message-Id: <1615944142-12171-1-git-send-email-tdas@codeaurora.org> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for display, video & graphics clock controllers on SC7280 along with the bindings for each of the clock controllers. Taniya Das (6): dt-bindings: clock: Add SC7280 DISPCC clock binding clk: qcom: Add display clock controller driver for SC7280 dt-bindings: clock: Add SC7280 GPUCC clock binding clk: qcom: Add graphics clock controller driver for SC7280 dt-bindings: clock: Add SC7280 VideoCC clock binding clk: qcom: Add video clock controller driver for SC7280 .../devicetree/bindings/clock/qcom,gpucc.yaml | 4 +- .../bindings/clock/qcom,sc7280-dispcc.yaml | 94 +++ .../devicetree/bindings/clock/qcom,videocc.yaml | 4 +- drivers/clk/qcom/Kconfig | 25 + drivers/clk/qcom/Makefile | 3 + drivers/clk/qcom/dispcc-sc7280.c | 908 +++++++++++++++++++++ drivers/clk/qcom/gpucc-sc7280.c | 491 +++++++++++ drivers/clk/qcom/videocc-sc7280.c | 372 +++++++++ include/dt-bindings/clock/qcom,dispcc-sc7280.h | 55 ++ include/dt-bindings/clock/qcom,gpucc-sc7280.h | 35 + include/dt-bindings/clock/qcom,videocc-sc7280.h | 27 + 11 files changed, 2016 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sc7280-dispcc.yaml create mode 100644 drivers/clk/qcom/dispcc-sc7280.c create mode 100644 drivers/clk/qcom/gpucc-sc7280.c create mode 100644 drivers/clk/qcom/videocc-sc7280.c create mode 100644 include/dt-bindings/clock/qcom,dispcc-sc7280.h create mode 100644 include/dt-bindings/clock/qcom,gpucc-sc7280.h create mode 100644 include/dt-bindings/clock/qcom,videocc-sc7280.h -- Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member of the Code Aurora Forum, hosted by the Linux Foundation.